

Design of an SPI interface

to load data from external registers to internal register

Submitted by

Group –

Rafichha Yasmin – 1806007


Fairuz Darimi Bushra – 1806024

Mohammad Tahsin Alam – 1806047

Yasir Mahmud – 1806053

Md. Fardin Ahmed - 1806056

Yeaz Mahmud - 1806065




Objectives

1. Get familiar with digital design process of Serial Peripheral Interface.
2. Writing hierarchical RTL code for SPI master-slave interface.
3. Verifying RTL code with test bench.
4. Performing RTL synthesis of the RTL code.
5. Analyzing reports consists of area, time and power.
6. Performing Place and Route (PnR) of synthesized code.
7. Analyzing best PPA (Power Performance Area) on the design.
8. Performing Design Rule Check on the design.

What is SPI?

- Serial bus protocol
- Fast, easy to use, and simple
- Very widely used
- Not “standardized”



SPI Basics


- A 4-wire communications bus
- Typically communicate across short distances
 - Single Master
 - Multiple Slaves
- Synchronized
 - Communications are “clocked”

SPI Capabilities


- Always full-duplex
 - Communicates in both directions simultaneously
 - Transmitted (or received) data may not be meaningful
- Multiple Mbps transmission speeds
 - 0-50 MHz clock speeds not uncommon
- Transfer data in 4 to 16 bit characters
- Supports multiple slaves

SPI bus wiring

- Bus wires
 - Master-Out, Slave-In (MOSI)
 - Master-In, Slave-Out (MISO)
 - System Clock (SCLK)
 - Slave Select/Chip Select
- Master asserts slave/chip select line
- Master generates clock signal
- Shift registers shift data in and out




SPI uses a “shift register” model of communications




Master shifts out data to Slave, and shifts in data from Slave

Block Diagram of the overall RTL Code



Block Diagram of Master FSM



Verification Procedure : Compilation


```
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog clockdiv.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: clockdiv.v
    module digital_lib.clockdiv
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog ncvlog comparator.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
ncvlog: *E,COFIle: cannot open source file 'ncvlog'.
file: comparator.v
    module digital_lib.comparator
        errors: 0, warnings: 0
    Total errors/warnings found outside modules and primitives:
        errors: 1, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog comparator.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: comparator.v
    module digital_lib.comparator
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog counter.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: counter.v
    module digital_lib.counter
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog divby2.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: divby2.v
    module digital_lib.divby2
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog intreg.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: intreg.v
    module digital_lib.intreg
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog master.v
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog master.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: master.v
    module digital_lib.master
        errors: 0, warnings: 0
```

```
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog shiftreg.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: shiftreg.v
    module digital_lib.shiftreg
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog slave.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: slave.v
    module digital_lib.slave
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog spifsm.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: spifsm.v
    module digital_lib.spifsm
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog topspi.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: topspi.v
    module digital_lib.topspi
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog testbench.v -MESS
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: testbench.v
    module digital_lib.testbench
        errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncelab testbench
ncelab(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
$readmemh("TestData.txt", testdata);
```


Verification Procedure : Elaboration

```
[vlsi10@CadenceServer3 ~/Peace]$ ncelab testbench
ncelab(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
    $readmemh("TestData.txt", testdata);
    |
ncelab: *W,MEMODR (./testbench.v,25|34): $readmem default memory order incompatible with IEEE1364.
[vlsi10@CadenceServer3 ~/Peace]$ ncsim testbench
ncsim(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
ncsim> run
Simulation complete via $finish(1) at time 11060 NS + 0
./testbench.v:58      $finish;
ncsim> exit
```

Verification Procedure : Simulation Waveform



(Clock, Reset, data_in and enable signals)




(Sclk_en, sclk, load_en and mater_en signals)




(miso, mosi and ss signals)


Verification Procedure : Simulation Waveform



(write_data, slave_data_en, bit_count_done, wr_en, rd_en, bitcounter_clear, sclk_en, intregbusy, wr_data, rd_data signals)




(send data and transmitted data to slave signals)



(master out signal transmitted to mosi signal)

Verification Procedure : Simulation Waveform



(Simulation Waveform on Cadence nclaunch)

RTL Synthesis - SDC Code:

```
# setting up time units
set_units -time 1ns -capacitance pF
# setting the clock period 10ns, as period = 1/freq,
here, freq = 100MHz
set clock_period 10;
set top_module "topspi_syn"
set clock_port {clk};
set reset_port {reset};
# setting the input ports in a list to a variable
set input_ports {data_in,enable} ;
# setting the output ports in a list to a variable
set output_ports {bit_count_done,sclk_en} ;
# define the clocks
create_clock -period ${clock_period} -waveform {0
6} -name func_clk
[get_ports ${clock_port}]
# setting up constraints for the reset signal
set_multicycle_path -setup 3 -from [get_ports
```

```
${reset_port}]
set_multicycle_path -hold 2 -from [get_ports
${reset_port}]

# Define input delays
set_input_delay 0.4 -clock [get_clocks {func_clk}]
${input_ports}
# Define output delays
set_output_delay 0.6 -clock [get_clocks {func_clk}]
${output_ports}
```

RTL Synthesis - TCL Code:

Optimized Design Parameter Definition with “medium” level synthesis:

```
set DESIGN topspi_syn
set SYN_EFF medium
set MAP_EFF medium
set OPT_EFF medium
```

Minium Supply Voltage Define:

```
slow_vdd1v0_basicCells_hvt.lib \
slow_vdd1v0_basicCells.lib \
slow_vdd1v0_basicCells_lvt.lib"
```

Load Design:

```
### Load Design
###source verilog_files.tcl
read_hdl "\
${DESIGN}.v"
elaborate $DESIGN
puts "Runtime & Memory after 'read_hdl'"
time_info Elaboration
check_design -unresolved
```


Constraints Setup:

```
read_sdc topspi_syn.sdc
report timing -encounter >> reports/${DESIGN}_prelim.rpt
### Synthesizing to generic
report datapath > reports/${DESIGN}_datapath_generic.rpt
generate_reports -outdir reports -tag generic
write_db -to_file ${DESIGN}_generic.db
```


Report Timing:

```
report timing -encounter >> reports/${DESIGN}_generic.rpt
##This synthesizes your code
synthesize -to_mapped
## This writes all your files
write -mapped > topspi_synthesize.v
```


RTL Synthesis - Synthesized Circuits




Overall Design




Master

RTL Synthesis - Synthesized Circuits




Slave




Spi fsm

RTL Synthesis - Synthesized Circuits




Counter




Clock Divider Circuit

RTL Synthesis - Synthesized Circuits



Comparator Block



Internal Register

RTL Synthesis : Report Analysis


Summary Report

Generated by: Genus(TM) Synthesis Solution 18.13-s036_1 (Dec 20 2016)
Generated on: Mar 05 2024 13:43:21
Module: topapi_syn
Technology library: slow_vdd1v0 1.0
Operating conditions: PVT_0P9V_125C (balanced_tree)
Writeback mode: enclosed

Gate	Instances	Area	Libary
BUF20	1	8.21slow_vdd1v0	
DFFHQX1	6	32.83slow_vdd1v0	
DFFQXL	5	27.36slow_vdd1v0	
DFFRHOX1	2	12.31slow_vdd1v0	
DFFSHQX1	8	51.98slow_vdd1v0	
INVX1	3	2.05slow_vdd1v0	
NAND2BX1	1	1.37slow_vdd1v0	
NAND2BXL	8	10.94slow_vdd1v0	
NAND2XL	1	1.03slow_vdd1v0	
NOR2BX1	2	2.74slow_vdd1v0	
NOR2XL	2	2.05slow_vdd1v0	
NOR4X1	1	1.71slow_vdd1v0	
OAI2BB1X1	1	1.71slow_vdd1v0	
OR2X1	8	10.94slow_vdd1v0	
OR4X1	1	2.05slow_vdd1v0	
XNOR2X1	6	14.38slow_vdd1v0	
XOR2X1	1	2.74slow_vdd1v0	
TOTAL	57	186.38	

RTL Synthesis : Report Analysis

Detailed Power Report



Report Power

Generated by: Genus(TM) Synthesis Solution 16.13-s036_1 (Dec 20 2016)
Generated on: Mar 05 2024 13:32:17
Module: topspi_syn
Technology library: slow_vdd1v0 1.0
Operating conditions: PVT_0P9V_125C (balanced_tree)
Wireload mode: enclosed

Instance	Cells	Leakage (nW)	Internal (nW)	Net (nW)	Switching (nW)
topspi_syn	57	4.27	1533.26	243.00	1776.26
topspi_syn/bit_32	3	0.07	14.45	1.69	16.14
topspi_syn/sclk_counter	39	2.72	1189.56	138.16	1327.72
topspi_syn/spiClockDivider	6	0.41	170.11	11.81	181.92
topspi_syn/spiClockDivider	2	0.14	73.84	5.91	79.75
topspi_syn/spiClockDivider	2	0.14	73.93	5.91	79.84
topspi_syn/spiFSM	9	1.06	159.14	60.12	219.26

Close Help

RTL Synthesis : Report Analysis

Report -Area

Report Area						
Generated by: Genus(TM) Synthesis Solution 16.13-036_1 (Dec 20 2016)						
Generated on: Mar 05 2024 13:44:27						
Module: topspi_syn						
Technology library: slow_vdd1v0 1.0						
Operating conditions: PVT_0P9V_125C (balanced_time)						
Wireload mode: enclosed						
Instance	Cells	Cell Area	Net Area	Total Area	Wireload	WL Flag
topspi_syn	57	186.39	0.00	186.39	<none>	(D)
topspi_syn/bit_32	3	5.13	0.00	5.13	<none>	(D)
topspi_syn/sclk_counter	39	133.04	0.00	133.04	<none>	(D)
topspi_syn/spiC lockDivider	6	19.84	0.00	19.84	<none>	(D)
topspi_syn/spiC lockDivider/div	2	6.50	0.00	6.50	<none>	(D)
topspi_syn/spiC lockDivider/div1	2	6.50	0.00	6.50	<none>	(D)
topspi_syn/spiFSM	9	28.39	0.00	28.39	<none>	(D)

RTL Synthesis : Report Analysis

Report -Datapath



The screenshot shows a window titled "Report Datapath Area" with a standard Windows-style title bar (minimize, maximize, close buttons). The window contains the following text:

Generated by: Genus(TM) Synthesis Solution 16.13-s036_1 (Dec 20 2016)
Generated on: Mar 05 2024 13:45:55
Module: topspi_syn
Technology library: slow_vdd1v0 1.0
Operating conditions: PVT_0P9V_125C (balanced_tree)
Wireload mode: enclosed


Below the text is a table with three columns: Type, Cell Area, and Area %.

Type	Cell Area	Area %
datapath	0.00	0.00
external	0.00	0.00
others	186.39	100.00
TOTAL	186.39	100.00

At the bottom of the window are two buttons: "Close" and "Help".

RTL Synthesis : Report Analysis

Report -Statistics



Report Statistics

Generated by: Genus(TM) Synthesis Solution 16.13-s036_1 (Dec 20 2016)
Generated on: Mar05 2024 13:45:13
Module: topspi_syn
Technology library: slow_vdd1v0 1.0
Operating conditions: PVT_0P9V_125C (balanced_tree)
Wireload mode: enclosed

Type	Instances	Area	Area %
sequential	21	124.49	66.80
inverter	3	2.05	1.10
buffer	1	8.21	4.40
logic	32	51.64	27.70
physical_cells	0	0.00	0.00
TOTAL	57	186.39	100.00


Close Help

RTL Synthesis : Report Analysis


Timing Report

Timing Report - (id: 1)							
Options	Endpoint: <code>clk_counter/countout_reg[7]/D</code>						Close
Airline	Endpoint	Slack (ps)	Rise Skew (ps)	Fall Skew (ps)			
<code>cpath_1_1</code>	<code>clk_counter/countout_reg[7]/D</code>	uncon	24.50	26.00			
Pin	Type	Fanout	Load (F)	Skew (ps)	Delay (ps)	Arrival (ps)	
<code>countout_reg[1]b/CK</code>				0.00		0.00	R
<code>countout_reg[1]b/Q</code>	DFFHQX1	4	1.00	21.20	173.30	173.30	R
<code>g177/A</code>				0.00		173.30	
<code>g177/Y</code>	NAND2XL	2	0.80	96.80	85.50	258.80	F
<code>g158/AN</code>				0.00		258.80	
<code>g158/Y</code>	NAND2BXL	2	0.80	97.60	135.50	394.30	F
<code>g155/AN</code>				0.00		394.30	
<code>g155/Y</code>	NAND2BXL	2	0.80	97.60	135.80	530.10	F
<code>g152/AN</code>				0.00		530.10	
<code>g152/Y</code>	NAND2BXL	2	0.80	97.60	135.80	665.90	F
<code>g149/AN</code>				0.00		665.90	
<code>g149/Y</code>	NAND2BXL	2	0.80	97.60	135.80	801.70	F
<code>g146/AN</code>				0.00		801.70	
<code>g146/Y</code>	NAND2BXL	1	0.40	78.00	124.70	926.40	F
<code>g142/B</code>				0.00		926.40	
<code>g142/Y</code>	XNOR2X1	1	0.30	24.50	180.40	1106.80	R
<code>countout_reg[7]/D</code>	DFFSHQX1				0.00	1106.80	
<code>countout_reg[7]/CK</code>	setup			0.00	119.00	1225.80	R

Physical Design:




Floorplan




Power Mesh

Physical Design:



Placement



Clock Tree Synthesis

The diagram shows a 2D lattice with a grid of yellow dashed lines. The lattice is bounded by a thick black line on the left and right, and a thick black line at the top and bottom. The left boundary is marked with a series of 'X' symbols. The right boundary is marked with a series of 'X' symbols. The top boundary is marked with a series of 'X' symbols. The bottom boundary is marked with a series of 'X' symbols. The lattice is filled with various colored regions and labels. The labels include 'e313', 'e314', 'e315', 'e316', 'e317', 'e318', 'e319', 'e320', 'e321', 'e322', 'e323', 'e324', 'e325', 'e326', 'e327', 'e328', 'e329', 'e330', 'e331', 'e332', 'e333', 'e334', 'e335', 'e336', 'e337', 'e338', 'e339', 'e340', 'e341', 'e342', 'e343', 'e344', 'e345', 'e346', 'e347', 'e348', 'e349', 'e350', 'e351', 'e352', 'e353', 'e354', 'e355', 'e356', 'e357', 'e358', 'e359', 'e360', 'e361', 'e362', 'e363', 'e364', 'e365', 'e366', 'e367', 'e368', 'e369', 'e370', 'e371', 'e372', 'e373', 'e374', 'e375', 'e376', 'e377', 'e378', 'e379', 'e380', 'e381', 'e382', 'e383', 'e384', 'e385', 'e386', 'e387', 'e388', 'e389', 'e390', 'e391', 'e392', 'e393', 'e394', 'e395', 'e396', 'e397', 'e398', 'e399', 'e400', 'e401', 'e402', 'e403', 'e404', 'e405', 'e406', 'e407', 'e408', 'e409', 'e410', 'e411', 'e412', 'e413', 'e414', 'e415', 'e416', 'e417', 'e418', 'e419', 'e420', 'e421', 'e422', 'e423', 'e424', 'e425', 'e426', 'e427', 'e428', 'e429', 'e430', 'e431', 'e432', 'e433', 'e434', 'e435', 'e436', 'e437', 'e438', 'e439', 'e440', 'e441', 'e442', 'e443', 'e444', 'e445', 'e446', 'e447', 'e448', 'e449', 'e450', 'e451', 'e452', 'e453', 'e454', 'e455', 'e456', 'e457', 'e458', 'e459', 'e460', 'e461', 'e462', 'e463', 'e464', 'e465', 'e466', 'e467', 'e468', 'e469', 'e470', 'e471', 'e472', 'e473', 'e474', 'e475', 'e476', 'e477', 'e478', 'e479', 'e480', 'e481', 'e482', 'e483', 'e484', 'e485', 'e486', 'e487', 'e488', 'e489', 'e490', 'e491', 'e492', 'e493', 'e494', 'e495', 'e496', 'e497', 'e498', 'e499', 'e500', 'e501', 'e502', 'e503', 'e504', 'e505', 'e506', 'e507', 'e508', 'e509', 'e510', 'e511', 'e512', 'e513', 'e514', 'e515', 'e516', 'e517', 'e518', 'e519', 'e520', 'e521', 'e522', 'e523', 'e524', 'e525', 'e526', 'e527', 'e528', 'e529', 'e530', 'e531', 'e532', 'e533', 'e534', 'e535', 'e536', 'e537', 'e538', 'e539', 'e540', 'e541', 'e542', 'e543', 'e544', 'e545', 'e546', 'e547', 'e548', 'e549', 'e550', 'e551', 'e552', 'e553', 'e554', 'e555', 'e556', 'e557', 'e558', 'e559', 'e560', 'e561', 'e562', 'e563', 'e564', 'e565', 'e566', 'e567', 'e568', 'e569', 'e570', 'e571', 'e572', 'e573', 'e574', 'e575', 'e576', 'e577', 'e578', 'e579', 'e580', 'e581', 'e582', 'e583', 'e584', 'e585', 'e586', 'e587', 'e588', 'e589', 'e590', 'e591', 'e592', 'e593', 'e594', 'e595', 'e596', 'e597', 'e598', 'e599', 'e600', 'e601', 'e602', 'e603', 'e604', 'e605', 'e606', 'e607', 'e608', 'e609', 'e610', 'e611', 'e612', 'e613', 'e614', 'e615', 'e616', 'e617', 'e618', 'e619', 'e620', 'e621', 'e622', 'e623', 'e624', 'e625', 'e626', 'e627', 'e628', 'e629', 'e630', 'e631', 'e632', 'e633', 'e634', 'e635', 'e636', 'e637', 'e638', 'e639', 'e640', 'e641', 'e642', 'e643', 'e644', 'e645', 'e646', 'e647', 'e648', 'e649', 'e650', 'e651', 'e652', 'e653', 'e654', 'e655', 'e656', 'e657', 'e658', 'e659', 'e660', 'e661', 'e662', 'e663', 'e664', 'e665', 'e666', 'e667', 'e668', 'e669', 'e670', 'e671', 'e672', 'e673', 'e674', 'e675', 'e676', 'e677', 'e678', 'e679', 'e680', 'e681', 'e682', 'e683', 'e684', 'e685', 'e686', 'e687', 'e688', 'e689', 'e690', 'e691', 'e692', 'e693', 'e694', 'e695', 'e696', 'e697', 'e698', 'e699', 'e700', 'e701', 'e702', 'e703', 'e704', 'e705', 'e706', 'e707', 'e708', 'e709', 'e710', 'e711', 'e712', 'e713', 'e714', 'e715', 'e716', 'e717', 'e718', 'e719', 'e720', 'e721', 'e722', 'e723', 'e724', 'e725', 'e726', 'e727', 'e728', 'e729', 'e730', 'e731', 'e732', 'e733', 'e734', 'e735', 'e736', 'e737', 'e738', 'e739', 'e740', 'e741', 'e742', 'e743', 'e744', 'e745', 'e746', 'e747', 'e748', 'e749', 'e750', 'e751', 'e752', 'e753', 'e754', 'e755', 'e756', 'e757', 'e758', 'e759', 'e760', 'e761', 'e762', 'e763', 'e764', 'e765', 'e766', 'e767', 'e768', 'e769', 'e770', 'e771', 'e772', 'e773', 'e774', 'e775', 'e776', 'e777', 'e778', 'e779', 'e780', 'e781', 'e782', 'e783', 'e784', 'e785', 'e786', 'e787', 'e788', 'e789', 'e790', 'e791', 'e792', 'e793', 'e794', 'e795', 'e796', 'e797', 'e798', 'e799', 'e800', 'e801', 'e802', 'e803', 'e804', 'e805', 'e806', 'e807', 'e808', 'e809', 'e810', 'e811', 'e812', 'e813', 'e814', 'e815', 'e816', 'e817', 'e818', 'e819', 'e820', 'e821', 'e822', 'e823', 'e824', 'e825', 'e826', 'e827', 'e828', 'e829', 'e830', 'e831', 'e832', 'e833', 'e834', 'e835', 'e836', 'e837', 'e838', 'e839', 'e840', 'e841', 'e842', 'e843', 'e844', 'e845', 'e846', 'e847', 'e848', 'e849', 'e850', 'e851', 'e852', 'e853', 'e854', 'e855', 'e856', 'e857', 'e858', 'e859', 'e860', 'e861', 'e862', 'e863', 'e864', 'e865', 'e866', 'e867', 'e868', 'e869', 'e870', 'e871', 'e872', 'e873', 'e874', 'e875', 'e876', 'e877', 'e878', 'e879', 'e880', 'e881', 'e882', 'e883', 'e884', 'e885', 'e886', 'e887', 'e888', 'e889', 'e890', 'e891', 'e892', 'e893', 'e894', 'e895', 'e896', 'e897', 'e898', 'e899', 'e900', 'e901', 'e902', 'e903', 'e904', 'e905', 'e906', 'e907', 'e908', 'e909', 'e910', 'e911', 'e912', 'e913', 'e914', 'e915', 'e916', 'e917', 'e918', 'e919', 'e920', 'e921', 'e922', 'e923', 'e924', 'e925', 'e926', 'e927', 'e928', 'e929', 'e930', 'e931', 'e932', 'e933', 'e934', 'e935', 'e936', 'e937', 'e938', 'e939', 'e940', 'e941', 'e942', 'e943', 'e944', 'e945', 'e946', 'e947', 'e948', 'e949', 'e950', 'e951', 'e952', 'e953', 'e954', 'e955', 'e956', 'e957', 'e958', 'e959', 'e960', 'e961', 'e962', 'e963', 'e964', 'e965', 'e966', 'e967', 'e968', 'e969', 'e970', 'e971', 'e972', '

```

timeDesign Summary
-----
Setup views included:
func@EC_rcbest0:hold

-----
| Setup mode | all | reg2reg | default |
-----|-----|-----|-----|
| WNS (ns) | 2.327 | 2.327 | 2.458 |
| TNS (ns) | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 10 | 10 | 1 |
-----

-----
| | Real | Total | |
|---|---|---|---|
| | Nr nets(terms) | Worst Vio | Nr nets(terms) |
-----|-----|-----|
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 0 (0) | 0.000 | 0 (0) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
-----

Density: 7.255%
Total number of glitch violations: 0
-----
Reported timing to dir: ./timingReports
Total CPU time: 2.55 sec
Total Real time: 3.0 sec
Total Memory Usage: 1205.292969 Mbytes
Reset: AAE Options
-----

```

```



timeDesign Summary
-----
Hold views included:
func@BC_rcbest0.hold

+-----+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns)  | 0.012 | 0.057 | 0.012 |
| TNS (ns)  | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 10 | 10 | 1 |
+-----+-----+-----+-----+

Density: 7.255%
-----
Reported timing to dir ./timingReports
Total CPU time: 0.51 sec
Total Real time: 0.0 sec
Total Memory Usage: 1181.832031 Mbytes
Reset AAE Options

```

Physical Design:



Layout of the designed structure

DRC check

PVS 15.21-64b Reports: Done [DRC] DR...

[DRC] DRC x

Outputting Results ...

```
#####  
  
ONE LAYER BOOLEAN: Cumulative Time CPU =      0(s) REAL =      0(s)  
TWO LAYER BOOLEAN: Cumulative Time CPU =      0(s) REAL =      0(s)  
POLYGON TOPOLOGICAL: Cumulative Time CPU =      0(s) REAL =      0(s)  
POLYGON MEASUREMENT: Cumulative Time CPU =      0(s) REAL =      0(s)  
    SIZE: Cumulative Time CPU =      0(s) REAL =      0(s)  
EDGE TOPOLOGICAL: Cumulative Time CPU =      0(s) REAL =      0(s)  
EDGE MEASUREMENT: Cumulative Time CPU =      0(s) REAL =      0(s)  
    STAMP: Cumulative Time CPU =      0(s) REAL =      0(s)  
ONE LAYER DRC: Cumulative Time CPU =      0(s) REAL =      0(s)  
TWO LAYER DRC: Cumulative Time CPU =      0(s) REAL =      0(s)  
    NET AREA: Cumulative Time CPU =      0(s) REAL =      0(s)  
    DENSITY: Cumulative Time CPU =      0(s) REAL =      0(s)  
MISCELLANEOUS: Cumulative Time CPU =      0(s) REAL =      0(s)  
    CONNECT: Cumulative Time CPU =      0(s) REAL =      0(s)  
    DEVICE: Cumulative Time CPU =      0(s) REAL =      0(s)  
    ERC: Cumulative Time CPU =      0(s) REAL =      0(s)  
PATTERN_MATCH: Cumulative Time CPU =      0(s) REAL =      0(s)  
DFM FILL: Cumulative Time CPU =      0(s) REAL =      0(s)
```

```
Total CPU Time      : 1(s)  
Total Real Time     : 2(s)  
Peak Memory Used    : 20(M)  
Total Original Geometry : 2265(13151)  
Total DRC RuleChecks  : 562  
Total DRC Results    : 0 (0)
```

Summary can be found in file topspi_syn.sum

ASCII report database is /home/vls110/Peace/DRC/topspi_syn.drc_errors.ascii
Checking in all SoftShare licenses.

Design Rule Check Finished Normally. Wed Mar 6 17:44:49 2024

Find

RTL Synthesis: Fanout

```

=====
Generated by:      Genus(TM) Synthesis Solution 16.13-s036_1
Generated on:      Mar 04 2024 05:42:02 pm
Module:            spi
Technology library: slow_vdd1v0 1.0
Operating conditions: PVT_BP9V_125C (balanced_tree)
Wireload mode:     enclosed
Area mode:         timing library
=====

```

path 1:

pin	Type	Fanout	Load (FF)	Slew (ps)	Delay (ps)	Arrival (ps)	Location (x, y)
(clock clk)	launch					0	R
clk0							
dff_inst0							
Q_reg/clk	(i) (u) unmapped_d_flop	2	0.0	0	+305	305 F	0 R
g3/data_in_0	(u) unmapped_not	1	1.2	0	+22	328 R	305 F
g3/z	setup				+110	447 R	
Q_reg/clk							
(clock clk)	capture					10000	R
Cost Group	"clk" (path_group "clk")						
Timing slack	953ps						
Start-point	clk0/dff_inst0/Q_reg/clk						
End-point	clk0/dff_inst0/Q_reg/d						
(u) : Net has unmapped pin(s).							
(i) : Net is ideal.							

s0/load_en							
g159/in_0							
g159/z	(u) unmapped_nor2	36	7.2	0	+125	339	464 R
inc_ADD_UN5_OP_1/C1							
g2/in_1	(u) unmapped_and2	2	2.4	0	+68	464	
g2/z	(u) unmapped_and2	2	2.4	0	+68	532 R	
g7/in_1	(u) unmapped_and2	2	2.4	0	+68	532	
g7/z	(u) unmapped_and2	2	2.4	0	+68	600 R	
g9/in_1	(u) unmapped_and2	2	2.4	0	+68	600	
g9/z	(u) unmapped_and2	2	2.4	0	+68	668 R	
g11/in_1	(u) unmapped_and2	2	2.4	0	+68	668	
g11/z	(u) unmapped_and2	2	2.4	0	+68	736 R	
g13/in_1	(u) unmapped_and2	1	1.2	0	+58	736	
g13/z	(u) unmapped_and2	1	1.2	0	+58	794 R	
g14/in_1	(u) unmapped_and2	2	2.4	0	+68	794	
g14/z	(u) unmapped_xor2	2	2.4	0	+142	935 F	
inc_ADD_UN5_OP_1/Z[5]							
g184/in_0	(u) unmapped_not	1	1.2	0	+22	935	
g184/z	(u) unmapped_not	1	1.2	0	+22	958 R	
g188/in_0	(u) unmapped_nand4	1	1.2	0	+149	958	
g188/z	(u) unmapped_nand4	1	1.2	0	+149	1106 F	
g191/in_2	(u) unmapped_nor3	8	16.8	0	+179	1106	
g191/z	(u) unmapped_nor3	8	16.8	0	+179	1286 R	
done_reg/srd	unmapped_d_flop						
done_reg/clk	setup						
		0	+278			1563 R	

```

Timing slack : UNCONSTRAINED
Start-point : fsm0/load_en_reg/clk
End-point : s0/done_reg/srd

```

(u) : Net has unmapped pin(s).

spifsm/load_en							
s0/load_en							
g159/in_0	(u) unmapped_nor2	36	7.2	0	+125	339	464 R
inc_ADD_UN5_OP_1/C1							
g2/in_1	(u) unmapped_and2	2	2.4	0	+68	464	
g2/z	(u) unmapped_and2	2	2.4	0	+68	532 R	
g7/in_1	(u) unmapped_and2	2	2.4	0	+68	532	
g7/z	(u) unmapped_and2	2	2.4	0	+68	600 R	
g9/in_1	(u) unmapped_and2	2	2.4	0	+68	600	
g9/z	(u) unmapped_and2	2	2.4	0	+68	668 R	
g11/in_1	(u) unmapped_and2	2	2.4	0	+68	668	
g11/z	(u) unmapped_and2	2	2.4	0	+68	736 R	
g13/in_1	(u) unmapped_and2	1	1.2	0	+58	736	
g13/z	(u) unmapped_and2	1	1.2	0	+58	794 R	
g14/in_1	(u) unmapped_and2	2	2.4	0	+68	794	
g14/z	(u) unmapped_xor2	2	2.4	0	+142	935 F	
inc_ADD_UN5_OP_1/Z[5]							
g184/in_0	(u) unmapped_not	1	1.2	0	+22	935	
g184/z	(u) unmapped_not	1	1.2	0	+22	958 R	
g188/in_0	(u) unmapped_nand4	1	1.2	0	+149	958	
g188/z	(u) unmapped_nand4	1	1.2	0	+149	1106 F	
g191/in_2	(u) unmapped_nor3	8	16.8	0	+179	1106	
g191/z	(u) unmapped_nor3	8	16.8	0	+179	1286 R	
g192/in_0	(u) unmapped_not	1	1.2	0	+22	1286	
g192/z	(u) unmapped_not	1	1.2	0	+22	1308 F	
g193/in_1	(u) unmapped_nand2	1	2.4	0	+68	1308	
g193/z	(u) unmapped_nand2	1	2.4	0	+68	1376 R	
done_reg/sr1	unmapped_d_flop						
done_reg/clk	setup						
						0 +278	1654 R
Timing slack	UNCONSTRAINED						
Start-point	fsm0/load_en_reg/clk						
End-point	s0/done_reg/sr1						

sc1k_en_reg/clk							
sc1k_en_reg/q	(u) unmapped_d_flop	4	4.8	0	+333	333 R	
spifsm/sc1k_en							
s0/sc1k_en							
g182/in_0	(u) unmapped_not	2	2.4	0	+33	333	
g182/z	(u) unmapped_not	2	2.4	0	+33	366 F	
g187/in_1	(u) unmapped_nor2	40	8.4	0	+134	366	
g187/z	(u) unmapped_nor2	40	8.4	0	+134	499 R	
mux_data_224_19_g16/sel0	(u) unmapped_bmux3	2	2.4	0	+142	499	
mux_data_224_19_g16/z	(u) unmapped_bmux3	2	2.4	0	+142	641 R	
mux_data_236_19_g17/data1	(u) unmapped_bmux3	2	2.4	0	+142	641	
mux_data_236_19_g17/z	(u) unmapped_bmux3	2	2.4	0	+142	783 R	
mux_dout_245_10_g17/data1	(u) unmapped_bmux3	1	1.2	0	+131	783	
mux_dout_245_10_g17/z	(u) unmapped_bmux3	1	1.2	0	+131	914 R	
dout_reg[15]/d	unmapped_d_flop						
dout_reg[15]/clk	setup						
						0 +119	1833 R

```

Timing slack : UNCONSTRAINED
Start-point : fsm0/sc1k_en_reg/clk
End-point : s0/dout_reg[15]/d

```

(u) : Net has unmapped pin(s).

path 29:

Pin	Type	Fanout	Load (FF)	Slew (ps)	Delay (ps)	Arrival (ps)	Location (x, y)
fsm0							
sc1k_en_reg/clk	(u) unmapped_d_flop	4	4.8	0	+333	0 R	
sc1k_en_reg/q	(u) unmapped_d_flop	4	4.8	0	+333	333 R	

Future Plan

- Perform LVS on this design
- Implement the circuit into FPGA

THANK YOU