Design of an SPI interface

to load data from external registers to internal register

Submitted by
Group –
Rafichha Yasmin – 1806007
Fairuz Darimi Bushra – 1806024
Mohammad Tahsin Alam – 1806047
Yasir Mahmud – 1806053
Md. Fardin Ahmed - 1806056
Yeaz Mahmud - 1806065




Objectives

- 1. Get familiar with digital design process of Serial Peripheral Interface.
- 2. Writing hierarchical RTL code for SPI master-slave interface.
- 3. Verifying RTL code with test bench.
- 4. Performing RTL synthesis of the RTL code.
- 5. Analyzing reports consists of area, time and power.
- 6. Performing Place and Route (PnR) of synthesized code.
- 7. Analyzing best PPA (Power Performance Area) on the design.
- 8. Performing Design Rule Check on the design.

What is SPI?

- Serial bus protocol
- Fast, easy to use, and simple
- Very widely used
- Not "standardized"



SPI Basics


- A 4-wire communications bus
- Typically communicate across short distances
 - Single Master
 - Multiple Slaves
- Synchronized
 - Communications are "clocked"

SPI Capabilities


- Always full-duplex
 - Communicates in both directions simultaneously
 - Transmitted (or received) data may not be meaningful
- Multiple Mbps transmission speeds
 - 0-50 MHz clock speeds not uncommon
- Transfer data in 4 to 16 bit characters
- Supports multiple slaves

SPI bus wiring

- Bus wires
 - Master-Out, Slave-In (MOSI)
 - Master-In, Slave-Out (MISO)
 - System Clock (SCLK)
 - Slave Select/Chip Select
- Master asserts slave/chip select line
- Master generates clock signal
- Shift registers shift data in and out




SPI uses a "shift register" model of communications




Master shifts out data to Slave, and shifts in data from Slave

Block Diagram of the overall RTL Code



Block Diagram of Master FSM




Verification Procedure: Compilation

```
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog clockdiv.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: clockdiv.v
        module digital lib.clockdiv
                errors: 0, warnings: 0
[vlsil@CadenceServer3 ~/Peace]$ ncvlog ncvlog comparator.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
ncvlog: *E,COFILE: cannot open source file 'ncvlog'.
file: comparator.v
       module digital lib.comparator
                errors: 0, warnings: 0
       Total errors/warnings found outside modules and primitives:
                errors: 1, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog comparator.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: comparator.v
       module digital lib.comparator
               errors: 0, warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog counter.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: counter.v
        module digital lib.counter
                errors: 0, warnings: 0
[vlsil@CadenceServer3 ~/Peace]$ ncvlog divby2.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: divby2.v
        module digital lib.divby2
               errors: 0, warnings: 0
[vlsil@CadenceServer3 ~/Peacel$ ncvlog intreg.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: intreg.v
       module digital lib.intreg
                errors: 0, warnings: 0
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog master.v
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
[vlsil0@CadenceServer3 ~/Peace]$ ncvlog master.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: master.v
        module digital lib.master
                errors: 0, warnings: 0
```


```
[vlsil0@CadenceServer3 ~/Peacel$ ncvlog shiftreg.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: shiftreg.v
        module digital lib.shiftreg
                errors: 0, warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog slave.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: slave.v
        module digital lib.slave
                errors: 0, warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog spifsm.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: spifsm.v
        module digital lib.spifsm
                errors: 0, warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog topspi.v -message
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: topspi.v
        module digital lib.topspi
                errors: 0. warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncvlog testbench.v -MESS
ncvlog(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: testbench.v
        module digital lib.testbench
                errors: 0, warnings: 0
[vlsi10@CadenceServer3 ~/Peace]$ ncelab testbench
ncelab(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
        $readmemh("TestData.txt", testdata);
```

Verification Procedure: Elaboration

Verification Procedure: Simulation Waveform




Verification Procedure: Simulation Waveform



(write_data, slave_data_en, bit_count_done, wr_en, rd_en, bitcounter_clear, sclk_en, intregbusy, wr_data, rd_data signals)




(send data and transmitted data to slave signals)



(master out signal transmitted to mosi signal)

Verification Procedure: Simulation Waveform



(Simulation Waveform on Cadence nclaunch)

RTL Synthesis - SDC Code:

```
# setting up time units
set units -time 1ns -capacitance pF
# setting the clock period 10ns, as period = 1/freq,
here, freq = 100MHz
set clock period 10;
set top module "topspi syn"
set clock port {clk};
set reset port {reset;
# setting the input ports in a list to a variable
set input ports {data in,enable};
# setting the output ports in a list to a variable
set output ports {bit count done, sclk en};
# define the clocks
create clock -period ${clock period} -waveform {0
6} -name func clk
[get ports ${clock port}]
# setting up constraints for the reset signal
set multicycle path -setup 3 -from [get ports
```

```
${reset_port}]
set_multicycle_path -hold 2 -from [get_ports
${reset_port}]

# Define input delays
set_input_delay 0.4 -clock [get_clocks {func_clk}]
${input_ports}

# Define output delays
set_output_delay 0.6 -clock [get_clocks {func_clk}]
${output_ports}
```

RTL Synthesis - TCL Code:

Optimized Design Parameter Definition with "medium" level synthesis:

set DESIGN topspi_syn set SYN_EFF medium set MAP_EFF medium set OPT_EFF medium

Minium Supply Voltage Define:

slow_vdd1v0_basicCells_hvt.lib \
slow_vdd1v0_basicCells.lib \
slow_vdd1v0_basicCells_lib"

Load Design:


Load Design
###source verilog_files.tcl
read_hdl "\
\${DESIGN}.v"
elaborate \$DESIGN
puts "Runtime & Memory after 'read_hdl'"
time_info Elaboration
check_design -unresolved


Constraints Setup:

read_sdc topspi_syn.sdc
report timing -encounter >> reports/\${DESIGN}_pretim.rpt
Synthesizing to generic
report datapath > reports/\${DESIGN}_datapath_generic.rpt
generate_reports -outdir reports -tag generic
write_db -to_file \${DESIGN}_generic.db


Report Timing:


report timing -encounter >> reports/\${DESIGN}_generic.rpt ##This synthesizes your code synthesize -to_mapped ## This writes all your files write -mapped > topspi synthesize.v







Overall Design Master






Spi fsm






Counter

Clock Divider Circuit





Comparator Block

Internal Register

Summary Report

Generated by: Genus(TM) Synthesis Solution 16.13-s036_1 (Dec 20 2016)

Generated on: Mar 05 2024 13:43:21

Module: topspi_syn


Technology library: slow_vdd1v0 1.0

Operating conditions: PVT_0P9V_125C (balanced_tree)


Wireload mode: enclosed

BUFX20	1	8.21 slow_vdd1v0
DFFHQX1	6	32.83 slow_vdd1v0
DFFQXL	5	27.36 slow_vdd1v0
DFFRHQX1	2	12.31 slow_vdd1v0
DFFSHQX1	8	51.98 slow_vdd1v0
INVX1	3	2.05 slow_vdd1v0
NAND2BX1	1	1.37 slow_vdd1v0
NAND2BXL	8	10.94 slow_vdd1v0
NAND2XL	1	1.03 slow_vdd1v0
NOR2BX1	2	2.74 slow_vdd1v0
NOR2XL	2	2.05 slow_vdd 1v0
NOR4X1	1	1.71 slow_vdd1v0
OAI2BB1X1	1	1.71 slow_vdd 1v0
OR2X1	8	10.94 slow_vdd 1v0
OR4X1	1	2.05 slow_vdd1v0
XNOR2X1	6	14.36 slow_vdd1v0
XOR2X1	1	2.74 slow_vdd1v0
TOTAL	57	186.38


Detailed Power Report



Report -Area



Report - Datapath



Report - Statistics



Module: topspi_syn

Technology library: slow_vdd1v0 1.0


Operating conditions: PVT_0P9V_125C (balanced_tree)


Wireload mode: enclosed


Туре	Instances	Area	Area %
sequential	21	124.49	66.80
inverter	3	2.05	1.10
buffer	1	8.21	4.40
logic	32	51.64	27.70
physical_cells	0	0.00	0.00
TOTAL	57	186.39	100.00

C lose Help


Timing Report










Floorplan Power Mesh









Nano -route








```
innovus 26> innovus 26> *** Starting Verify Geometry (MEM: 1503.4) ***
**WARN: (IMPVFG-257): verifyGeometry command is replaced by verify drc command. It still works in this release but
will be removed in future release. Please update your script to use the new command.
 VERIFY GEOMETRY ..... Starting Verification
  VERIFY GEOMETRY ..... Initializing
  VERIFY GEOMETRY ..... Deleting Existing Violations
  VERIFY GEOMETRY ..... Creating Sub-Areas
                ..... bin size: 1920
  VERIFY GEOMETRY ..... SubArea : 1 of 1
  VERIFY GEOMETRY ..... Cells
  VERIFY GEOMETRY ..... SameNet
                                       : 0 Viols.
  VERIFY GEOMETRY ..... Wiring
                                      : 0 Viols.
  VERIFY GEOMETRY ..... Antenna
                                     : 0 Viols.
  VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells
  SameNet
  Wiring
  Antenna
  Short
  Overlap
End Summary
```

SI Optimization

Verification Complete: 0 Viols. 0 Wrngs.

Metal-Filler Cell

Filler Cell



Layout of the designed structure

DRC check

V PVS 15.21-64b Reports: Done [DRC] DR...

[DRC] DRC ×

```
Outputting Results ...
ONE LAYER BOOLEAN: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
  TWO LAYER BOOLEAN: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
               SIZE: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
   EDGE TOPOLOGICAL: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
              STAMP: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
      ONE LAYER DRC: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
      TWO LAYER DRC: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
           NET AREA: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
            DENSITY: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
      MISCELLANEOUS: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
            CONNECT: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
             DEVICE: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
                ERC: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
      PATTERN_MATCH: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
           DFM FILL: Cumulative Time CPU =
                                                O(s) REAL =
                                                                  0(s)
Total CPU Time
                                : 1(s)
Total Real Time
                                : 2(s)
Peak Memory Used
                                : 20 (M)
Total Original Geometry
                                : 2265 (13151)
Total DRC RuleChecks
                                : 562
Total DRC Results
                                : 0 (0)
Summary can be found in file topspi_syn.sum
ASCII report database is /home/vlsi10/Peace/DRC/topspi_syn.drc_errors.ascii
Checking in all SoftShare licenses.
Design Rule Check Finished Normally. Wed Mar 6 17:44:49 2024
Find
```

RTL Synthesis: Fanout

```
Generated by:
                       Genus(TM) Synthesis Solution 16.13-s036 1
                       Mar 04 2024 06:42:02 pm
 Generated on:
                       slow_vdd1v0 1.0
PVT_0P9V_125C (balanced_tree)
 Technology library:
 Operating conditions:
 Area mode:
                       timing library
path 1:
                        Type
                                    Fanout Load Slew Delay Arrival
                                          (fF) (ps) (ps) (ps)
                                                                     (x, y)
(clock clk)
 dff inst0
   Q_reg/clk
                    unmapped_d_flop
                                                            305 E
   g3/data_in_0
                                                                 305
              (u)
                     unmapped_not
                                        1 1.2
                                                     +22
   Q_reg/clk
                                                 0 +119
(clock clk)
                                                           10000 R
                    capture
Cost Group
          : 'clk' (path_group 'clk')
                9553ps
Timing slack :
Start-point : clk0/dff_inst0/Q_reg/clk
End-point
           : clk0/dff inst0/0 reg/d
(u) : Net has unmapped pin(s).
(i) : Net is ideal.
```

```
s0/load_en
 g159/in 0
                                                               339
  g159/z
                 (u) unmapped_nor2
                                          36 7.2
                                                 0 +125
                                                               464 P
  inc ADD UNS OP 1/CI
   g2/in_1
                 (u) unmapped_and2
                                          2 2.4
                                                        +68
                                                               532 R
   g7/in_1
                                                               532
   g7/z
                 (u) unmapped_and2
                                          2 2.4
                                                        +68
                                                               600 R
   g9/in_1
                                                               600
   g9/z
                 (u) unmapped and2
                                          2 2.4
                                                        +68
                                                               668 R
   g11/in_1
                                                               668
   g11/z
                 (u) unmapped_and2
                                          2 2.4
                                                        +68
                                                               736 R
   g13/in_1
                                                               736
   g13/z
                 (u) unmapped_and2
                                          1 1.2
                                                  0
                                                        +58
                                                               794 R
   g14/in 1
                                                               794
                 (u) unmapped_xor2
   g14/z
                                          2 2.4
                                                      +142
                                                               935 F
  inc_ADD_UNS_OP_1/Z[5]
 g184/in_0
                                                               935
 g184/z
                 (u) unmapped_not
                                                        +22
                                                               958 R
 g188/in_0
                                                               958
 g188/z
                 (u) unmapped_nand4
                                                       +149
                                                              1106 F
 g191/in_2
                                                              1106
 g191/z
                 (u) unmapped_nor3
                                                      +179
                                                              1286 R
 done reg/srd
                                                              1286
                     unmapped_d_flop
 done_reg/clk
                                                   0 +278
                                                              1563 R
Timing slack : UNCONSTRAINED
Start-point : fsm0/load en reg/clk
End-point : s0/done_reg/srd
(u) : Net has unmapped pin(s).
```

```
spifsm/load_en
s0/load en
 g159/in_0
 g159/z
                      unmapped_nor2
                                                         +125
                                                                 464 R
 inc_ADD_UNS_OP_1/CI
   g2/in_1
                                                                  532 R
   g7/in_1
                                                                  532
                 (u) unmapped_and2
   g7/z
   g9/in_1
   g9/z
                 (u) unmapped and2
                                                                  668 R
   g11/in_1
   g11/z
                 (u) unmapped and2
                                                                  736 R
   g13/in_1
                                                                  736
   g13/z
                                                          +58
                                                                 794 R
                 (u) unmapped and2
                                           1 1.2
   g14/in_1
                                                                  794
   914/7
                 (u) unmapped_xor2
                                                         +142
                                                                 935 F
 inc ADD UNS OP
 g184/in_0
                                                                 935
                 (u) unmapped_not
 g184/z
                                            1 1.2
                                                         +22
                                                                  958 R
 g188/in_0
                                                                 958
 g188/7
                 (u) unmapped nand4
                                            1 1 2
                                                         +149
                                                                1106 F
 g191/in_2
                                                                1106
 g191/z
                 (u) unmapped nor3
                                                        +179
                                                                1286 B
 g192/in_0
                                                                1286
 g192/z
                 (u) unmapped_not
                                                          +22
                                                                1308 F
 g193/in_1
                                                                1200
 g193/z
                 (u) unmapped_nand2
                                                          +68
                                                                1376 R
 done_reg/srl
                      unmapped_d_flop
                                                                1376
 done_reg/clk
                                                     0 +278
                                                                1654 R
Timing slack : UNCONSTRAINED
              fsm0/load_en_reg/clk
Start-point :
End-point : s0/done reg/srl
```

```
SCIK_en_reg/CIK
 sclk_en_reg/q
                          (u) unmapped_d_flop
                                                            0 +333
                                                                        333 R
spifsm/sclk en
s0/sclk_en
 g182/in 0
                                                                        333
 g182/z
                          (u) unmapped_not
                                                                +33
                                                                        366 F
 g187/in 1
                                                                        366
 g187/z
                          (u) unmapped_nor2
                                                   40 8.4
                                                            0 +134
                                                                        499 R
 mux data 224 19 g16/sel0
                                                                        499
                                                                        641 R
 mux_data_224_19_g16/z
                          (u) unmapped_bmux3
                                                                +142
 mux_data_236_19_g17/data1
                                                                        641
 mux data 236 19 g17/z
                          (u) unmapped bmux3
                                                                        783 R
                                                                        783
 mux_dout_245_10_g17/data1
 mux_dout_245_10_g17/z (u) unmapped_bmux3
                                                   1 1.2 0 +131
                                                                        914 R
 dout reg[15]/d
                               unmapped d flop
                                                                        914
                                                            0 +119
                                                                       1033 R
 dout_reg[15]/clk
                               setup
Timing slack : UNCONSTRAINED
Start-point : fsm0/sclk_en_reg/clk
End-point : s0/dout_reg[15]/d
(u) : Net has unmapped pin(s).
path 29:
                                               Fanout Load Slew Delay Arrival Location
                                  Type
                                                     (fF) (ps) (ps) (ps)
                                                                                (x, y)
 sclk en reg/clk
 sclk_en_reg/q
                          (u) unmapped d flop
                                                   4 4.8 0 +333
                                                                       333 R
```

Future Plan

- Perform LVS on this design
- Implement the circuit into FPGA

THANK YOU