

Digital Verification using SV and UVM Assignment-2

Name: Fares Khalaf Sultan

Q1) Dynamic Arrays

❖ Code:

```
1  module Q1 ();
2
3      int dyn_arr2 [] = '{9,1,8,3,4,4}';
4      int dyn_arr1 [] = new[6];
5
6      initial begin
7          foreach (dyn_arr1[i]) begin
8              dyn_arr1[i] = i;
9          end
10
11          $display("dyn_arr1 elements: %0p, Size = %0d",dyn_arr1, dyn_arr1.size());
12          $display("dyn_arr2 elements: %0p, Size = %0d",dyn_arr2, dyn_arr2.size());
13
14          dyn_arr1.delete();
15
16          dyn_arr2.reverse();
17          $display("dyn_arr2 Reversed: %0p",dyn_arr2);
18
19          dyn_arr2.reverse();
20          dyn_arr2.sort();
21          $display("dyn_arr2 Sorted: %0p",dyn_arr2);
22
23          dyn_arr2.rsort();
24          $display("dyn_arr2 Reverse Sorted: %0p",dyn_arr2);
25
26          dyn_arr2.shuffle();
27          $display("dyn_arr2 Suffled: %0p",dyn_arr2);
28      end
29
30  endmodule
```

❖ Simulation Transcript:

```
# dyn_arr1 elements: 0 1 2 3 4 5, Size = 6
# dyn_arr2 elements: 9 1 8 3 4 4, Size = 6
# dyn_arr2 Reversed: 4 4 3 8 1 9
# dyn_arr2 Sorted: 1 3 4 4 8 9
# dyn_arr2 Reverse Sorted: 9 8 4 4 3 1
# dyn_arr2 Suffled: 8 1 4 3 9 4
```

Q2) Counter:

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Counter1	when reset is asserted, Output should be low, and zero should be high	Directed at the start of the simulation, then randomized with constraint to be inactive 90% of time during the simulation	-	A checker in the testbench to make sure the output is correct
Counter2	When load_n is low, count_out should take the value of load_data input	Randomization with constraint on load_n to be high 70% of simulation time	-	Output Checked against golden model
Counter3	Counter should only increment or decrement if rst_n is inactive and, ce signal is high else keep the current count_out value.	Randomization with constraint on ce to be high 70% of simulation time	-	Output Checked against golden model
Counter4	If rst_n is disabled and ce is enable, if: up_down = 0 → decrement Up_down = 1 → increment	Randomization with constraint on up_down to be high 50% of simulation time	-	Output Checked against golden model
Counter5	Check that when the bus count_out value equals the max possible value, max_count should be high	Randomized	-	Output Checked against golden model

❖ Constraints class:

```
1  package A2;
5  class CounterConstraints;
3  //Counter
4
5  class CounterConstraints;
6
7  parameter WIDTH = `WIDTH;
8  rand bit rst_n;
9  rand bit load_n;
10 rand bit up_down;
11 rand bit ce;
12 rand bit [WIDTH-1:0] data_load;
13
14 function new();
15     $display("WIDTH = %0d",WIDTH);
16 endfunction
17
18
19     constraint CounterSignals{
20
21         rst_n dist {
22             'b0 := 10,
23             'b1 := 90
24         };
25         load_n dist {
26             'b0 := 70,
27             'b1 := 30
28         };
29         ce dist {
30             'b0 := 70,
31             'b1 := 30
32         };
33         up_down dist {
34             'b0 := 50,
35             'b1 := 50
36         };
37         data_load !=0;
38     }
39     endclass
40 endpackage
```

❖ Test bench:

```
36 module Q2();
37
38     CounterConstraints constraintVals = new;
39     parameter WIDTH = constraintVals.WIDTH;
40
41     bit clk, rst_n, load_n, up_down, ce;
42     bit [WIDTH-1:0] data_load;
43     logic [WIDTH-1:0] count_out;
44     logic max_count;
45     logic zero;
46     int Error_Count, Correct_Count;
47
48     counter#(.WIDTH(WIDTH)) DUT (.*));
49
50     //--clk generation
51     initial begin
52         clk = 0;
53         forever begin
54             #1 clk = !clk;
55         end
56     end
57
58     initial begin
59         Error_Count = 0;
60         Correct_Count = 0;
61
62         //--Counter1
63         load_n = 0;
64         data_load = 'hf;
65         assert_reset;
66
67         //--Counter2,3,4,5,6
68
69         repeat(50) begin
70             assert (constraintVals.randomize());
71             rst_n = constraintVals.rst_n;
72             load_n = constraintVals.load_n;
73             ce = constraintVals.ce;
74             up_down = constraintVals.up_down;
75             data_load = constraintVals.data_load;
76
77             check_result(rst_n, ce, load_n, up_down, data_load);
78         end
79
80         $display("Correct Count: %0d", Correct_Count);
81         $display("Error Count: %0d", Error_Count);
82         $stop;
83     end
84 end
85
```

```

101 task GoldenModel(
102     input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load,
103     output zero,max_count,[WIDTH-1 : 0]count_out
104 );
105     if (rst_n == 0) begin
106         max_count = 0;
107         count_out = 'b0;
108     end
109
110     else if (load_n == 0) count_out = data_load;
111
112     else if (ce) begin
113         if(up_down == 1) count_out = count_out + 1;
114         else count_out = count_out - 1;
115     end
116
117     if (count_out == 0) zero = 1;
118     else zero = 0;
119
120     if (count_out == {WIDTH{1'b1}}) max_count = 1;
121     else max_count = 0;
122
123
124 endtask

```

```

86 task assert_reset ;
87     rst_n = 0;
88     @(negedge clk);
89     if ((count_out != 'b0)&&(zero != 1'b1))begin
90         $display("Reset failed");
91         Error_Count++;
92     end
93     else begin
94         $display("Reset Passed");
95         Correct_Count++;
96     end
97     rst_n = 1;
98     @(negedge clk);
99 endtask

```

```

126 task check_result (
127     input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load
128 );
129 logic zero_expected,max_count_expected;
130 logic [WIDTH-1:0] count_out_expected;
131
132 GoldenModel(
133     rst_n, ce,load_n,up_down,data_load,
134     zero_expected,max_count_expected,count_out_expected
135 );
136
137 @(negedge clk);
138
139 if((count_out == count_out_expected)&&(zero == zero_expected)&&(max_count == max_count_expected)) begin
140     Correct_Count++;
141 end
142
143 else begin
144     if (zero != zero_expected)
145         $display("Time: %0t, Failed for Zero flag",$time);
146
147     else if (max_count != max_count_expected)
148         $display("Time: %0t, Failed for max_count flag, count_out= %0h",$time,count_out);
149
150     else if (count_out != count_out_expected)
151         $display("Time: %0t, Failed for count_out, Expected: %0b, Result: %0b",$time, count_out_expected,count_out);
152
153     Error_Count++;
154     $stop;
155 end
156
157 endtask

```

❖ Do file:

```


≡ run.do
1  vlib work
2  vlog package.sv +define+WIDTH=4
3  vlog counter.v Assignment2.sv +cover -covercells
4  vsim -voptargs=+acc Q2 -cover
5  add wave *
6  coverage save counter_tb.ucdb -onexit -du counter
7  run -all
8
9

```

❖ Result:

```
# WIDTH = 4  
# Reset Passed  
# Correct Count: 51  
# Error Count: 0
```

Waveform:



❖ Coverage Report:

Coverage Report by instance with details

```
=====
=== Instance: /\Q2#DUT
=== Design Unit: work.counter
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              10      10       0    100.00%
```

```
92 Statement Coverage:
93   Enabled Coverage      Bins    Hits    Misses  Coverage
94   -----
95   Statements           7       7       0    100.00%
96
97 =====Statement Details=====
```

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              30      30       0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\Q2#DUT --

      Node      1H->0L    0L->1H  "Coverage"
      -----
          ce          1         1    100.00
          clk          1         1    100.00
    count_out[3-0]    1         1    100.00
    data_load[0-3]    1         1    100.00
          load_n       1         1    100.00
        max_count     1         1    100.00
          rst_n        1         1    100.00
         up_down       1         1    100.00
          zero         1         1    100.00

Total Node Count      =      15
Toggled Node Count    =      15
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%
```

Q3) ALSU

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU1	when reset is asserted, Outputs should be Low for at least one clk cycle.	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
ALSU2	In case opcode = ADD/MULT, & no invalid case, LEDs should = 0 & out should = A + B or A*B	Randomized under constraint of having A and B equals to(Max., Min., Zero) most of the time,	-	Comparing results to a reference golden model
ALSU3	If opcode = OR/XOR and no invalid cases, if both red_op_A/B are low, out = A OR/XOR B , else if red_op_A is high, out = redOR/XOR A , else if red_op_A is low and red_op_b is high, out = redOR/XOR B	Randomized under constraint of having A/B having a high bit is reduction operation	-	Comparing results to a reference golden model
ALSU4	verify Shift/ Rotate operations	Random during the simulation	-	Comparing results to a reference golden model
ALSU5	Verifying correct behaviour if invalid operation happens, LEDs should blink and out should be low, if bypass → out = the bypassed signal with higher priority for A	Randomized under constraints of having less invalid operations, and low probability of having a bypass signal high	-	Comparing results to a reference golden model

❖ Constraints class:

```
57 | class ALSUconstraints;  
58 |   rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;  
59 |   rand opcode_e opcode;  
60 |   rand bit signed [2:0] A, B;  
61 |  
62 |   constraint ALSUsignals{  
63 |  
64 |       rst dist{  
65 |         0 := 95,  
66 |         1 := 5  
67 |       };  
68 |  
69 |       if(opcode == (ADD||MULT)){  
70 |         A dist{  
71 |           0 := 30,  
72 |           3 := 30,  
73 |           -4:= 30  
74 |         };  
75 |  
76 |         B dist{  
77 |           0 := 30,  
78 |           3 := 30,  
79 |           -4:= 30  
80 |         };  
81 |       }  
82 |       else if (opcode == (OR || XOR)){  
83 |         A > 0;  
84 |         B > 0;  
85 |       }  
86 |   }
```

```
87 |  
88 |       opcode dist {  
89 |         [OR:ROTATE] := 95,  
90 |         [INVALID_6:INVALID_7] := 5  
91 |       };  
92 |  
93 |       bypass_A dist{  
94 |         0 := 90,  
95 |         1 := 10  
96 |       };  
97 |  
98 |       bypass_B dist{  
99 |         0 := 90,  
100 |         1 := 10  
101 |       };  
102 |  
103 |       if( opcode == (OR||XOR)){  
104 |         red_op_A dist{  
105 |           0 := 50,  
106 |           1 := 50  
107 |         };  
108 |         red_op_B dist{  
109 |           0 := 50,  
110 |           1 := 50  
111 |         };  
112 |       }  
113 |       else {  
114 |         red_op_A dist{  
115 |           0 := 98,  
116 |           1 := 2  
117 |         };  
118 |         red_op_B dist{  
119 |           0 := 98,  
120 |           1 := 2  
121 |         };  
122 |       }  
123 |     }  
124 |   }  
125 |  
126 |   endclass  
127 | endpackage
```

❖ TestBench:

```
161 module Q3();
162
163     bit clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
164     opcode_e opcode;
165     bit signed [2:0] A, B;
166     logic [15:0] leds, leds_exp;
167     logic signed [5:0] out, out_exp;
168
169     bit cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
170     opcode_e opcode_reg;
171     bit signed [2:0] A_reg, B_reg;
172
173     int Error_Count, Correct_Count;
174
175     ALSUconstraints constraintVals = new;
176
177     ALSU DUT (.*);
178
179     //---clk generation
180     initial begin
181         clk = 0;
182         forever begin
183             #1 clk = !clk;
184         end
185     end
186
187     initial begin
188         Error_Count = 0;
189         Correct_Count = 0;
190
191     //--ALSU1
192     assert_reset;
```

```
// ALSU 2,3,4,5
```

```
repeat(2000) begin
    assert (constraintVals.randomize());
    rst = constraintVals.rst;
    cin = constraintVals.cin;
    red_op_A = constraintVals.red_op_A;
    red_op_B = constraintVals.red_op_B;
    bypass_A = constraintVals.bypass_A;
    bypass_B = constraintVals.bypass_B;
    direction = constraintVals.direction;
    serial_in = constraintVals.serial_in;
    opcode = constraintVals.opcode;
    A = constraintVals.A;
    B = constraintVals.B;

    if (rst) check_reset;
    else begin
        check_result(
            rst, cin, red_op_A, red_op_B, bypass_A, bypass_B,
            direction, serial_in, A, B, opcode
        );
    end
end

red_op_A = 1;
red_op_B = 1;
check_result(
    rst, cin, red_op_A, red_op_B, bypass_A, bypass_B,
    direction, serial_in, A, B, opcode
);
```

```

224
225 // directed case to complete code coverage
226 bypass_A = 1;
227 bypass_B = 1;
228 check_result(
229     rst, cin, red_op_A, red_op_B, bypass_A, bypass_B,
230     direction, serial_in, A, B, opcode
231 );
232 $display("Correct Count: %0d",Correct_Count);
233 $display("Error Count: %0d", Error_Count);
234 $stop;
235
236 end
237

```

```

240 task assert_reset();
241
242     rst = 1;
243     check_reset();
244 endtask
245
246 task check_reset();
247     @(negedge clk);
248     if (out == 0 && leds == 0) begin
249         @(negedge clk);
250         if(out == 0 && leds == 0) begin
251             Correct_Count++;
252             $display("Reset passed");
253         end
254         else begin
255             Error_Count++;
256             $display("Reset failed");
257             $stop;
258         end
259     end
260     else begin
261         Error_Count++;
262         $display("Reset failed");
263         $stop;
264     end
265     reset_internals();
266 endtask
267

```

```

268 task GoldenModel();
269
270     bit valid;
271 if (rst) begin
272     reset_internals();
273     out_exp = 'b0;
274     leds_exp = 'b0;
275 end
276
277 else begin
278     check_validity(red_op_A_reg, red_op_B_reg, opcode_reg, valid);
279
280     // leds expected behavior
281 if (!valid) begin
282     leds_exp = ~leds;
283 end
284 else begin
285     leds_exp = 'b0;
286 end
287
288     // out expected behavior
289 if(bypass_A_reg) begin
290     out_exp = A_reg;
291 end
292 else if (bypass_B_reg) begin
293     out_exp = B_reg;
294 end
295
296 else if (!valid) begin
297     out_exp = 'b0;
298 end
299

```

```

300 else begin
301     case (opcode_reg)
302     OR: begin
303         if(red_op_A_reg) begin
304             out_exp = |A_reg;
305         end else if (!red_op_A_reg && red_op_B_reg) begin
306             out_exp = |B_reg;
307         end else begin
308             out_exp = A_reg | B_reg;
309         end
310     end
311
312     XOR: begin
313         if(red_op_A_reg) begin
314             out_exp = ^A_reg;
315         end else if (!red_op_A_reg && red_op_B_reg) begin
316             out_exp = ^B_reg;
317         end else begin
318             out_exp = A_reg ^ B_reg;
319         end
320     end
321
322     ADD: begin
323         out_exp = A_reg+B_reg+cin_reg;
324     end
325
326     MULT: begin
327         out_exp = A_reg*B_reg;
328     end
329
330     SHIFT: begin
331         if (direction_reg) out_exp = {out_exp[4:0], serial_in_reg};
332         else if (!direction_reg) out_exp = {serial_in_reg, out_exp[5:1]};
333     end
334
335     ROTATE: begin
336         if (direction_reg) out_exp = {out_exp[4:0], out_exp[5]};
337         else if (!direction_reg) out_exp = {out_exp[0], out_exp[5:1]};
338     end
339     default: begin
340         out_exp = 'b0;
341     end
342 endcase
343 end
344 end
345 update_internals();
346 endtask

```

```

348     task reset_internals();
349         cin_reg = 'b0;
350         red_op_A_reg = 'b0;
351         red_op_B_reg = 'b0;
352         bypass_A_reg = 'b0;
353         bypass_B_reg = 'b0;
354         direction_reg = 'b0;
355         serial_in_reg = 'b0;
356         opcode_reg = 0R;
357         A_reg = 'b0;
358         B_reg = 'b0;
359     endtask
360
361     task update_internals();
362         cin_reg = cin;
363         red_op_A_reg = red_op_A;
364         red_op_B_reg = red_op_B;
365         bypass_A_reg = bypass_A;
366         bypass_B_reg = bypass_B;
367         direction_reg = direction;
368         serial_in_reg = serial_in;
369         opcode_reg = opcode;
370         A_reg = A;
371         B_reg = B;
372     endtask

```

```

374     task check_validity(
375         input red_op_A, red_op_B, opcode_e opcode,
376         output isValid
377     );
378         case (opcode)
379             INVALID_6, INVALID_7 : isValid = 0;
380
381             ADD, MULT, SHIFT, ROTATE: begin
382                 if( red_op_A || red_op_B) isValid = 0;
383                 else isValid = 1;
384             end
385
386             default: isValid = 1;
387         endcase
388     endtask
389
390     task check_result (
391         input rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in,
392         signed [2:0] A, B, opcode_e opcode
393     );
394         GoldenModel();
395
396         @(negedge clk);
397         if((out == out_exp) && (leds == leds_exp)) begin
398             Correct_Count++;
399         end
400
401         else begin
402             if (out != out_exp)
403                 $display("Time: %0t, Failed, out = %0h, Exected: %0h", $time, out, out_exp);
404
405             else if (leds != leds_exp)
406                 $display("Time: %0t, Failed, leds = %0h, Expected: %0h", $time, leds, leds_exp);
407
408             Error_Count++;
409             $stop;
410         end
411     endtask
412
413 endmodule

```

❖ Do file:

```
runQ3.do
1  vlib work
2  vlog package.sv
3  vlog ALSU.v Assignment2.sv +cover -covercells
4  vsim -voptargs=+acc Q3 -cover
5  add wave *
6  coverage save ALSU_tb.ucdb -onexit -du ALSU
7  run -all
8  coverage exclude -src ALSU.v -allfalse -line 76 -code b
9  quit -sim
10 vcover report ALSU_tb.ucdb -details -annotate -all -output coverage_rpt.txt
11
12
```


❖ Bugs found:

Bug Description	Wrong code	Correction
Internal wire (cin_reg) was defined to be signed, which causes sign extension in the addition processes.	<pre>reg signed [1:0] cin_reg;</pre>	Cin_reg should be unsigned , and no need to have a width more than one bit
The case statement should use the value of opcode_reg	<pre>case (opcode)</pre>	Opcode → opcode_reg
Missing FULL_ADDER parameter check when opcode = add, hence, cin wasn't taken into consideration	<pre>out <= A_reg + B_reg;</pre>	<pre>3'h2:begin if(FULL_ADDER == "ON") out <= A_reg + B_reg + cin_reg; else out <= A_reg + B_reg; end // no full adder?</pre>

❖ Results:

```
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Correct Count: 2003
# Error Count: 0
# ** Note: $stop      : Assignment2.sv(236)
#   Time: 4182 ns   Iteration: 1   Instance: /Q3
```

Waveform:



❖ Coverage Report:

```
1 Coverage Report by instance with details
2
3 =====
4 === Instance: /\Q3#DUT
5 === Design Unit: work.ALSU
6 =====
7 Branch Coverage:
8   Enabled Coverage      Bins    Hits    Misses  Coverage
9   -----
10  Branches              31     31      0    100.00%
11
12 =====Branch Details=====
```

- Excluded **all False case** in the case statement, since invalid opcodes are handled by the flag (`invalid_opcode`)

```
Condition Coverage:
  Enabled Coverage      Bins  Covered  Misses  Coverage
  -----
  Conditions            6      6      0    100.00%
```

```
Expression Coverage:
  Enabled Coverage      Bins  Covered  Misses  Coverage
  -----
  Expressions           8      8      0    100.00%
```

```
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements            48     48      0    100.00%
```

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              118     118      0    100.00%
```

```
Total Coverage By Instance (filtered view): 100.00%
```

