

Digital Verification using SV and UVM Assignment-4

Name: Fares Khalaf Sultan

Q1)) ALSU

❖ Package class:

```
61     typedef enum bit [2:0] {
62         OR = 3'b00,
63         XOR = 3'b001,
64         ADD = 3'b010,
65         MULT = 3'b011,
66         SHIFT = 3'b100,
67         ROTATE = 3'b101,
68         INVALID_6 = 3'b110,
69         INVALID_7 = 3'b111
70     } opcode_e;
71
72
73
74     class ALSUconstraints;
75     rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
76     bit clk;
77     rand opcode_e opcode;
78     randc opcode_e opcode_exp;
79     rand opcode_e opcode_sequence [6];
80     rand bit signed [2:0] A, B;
81     randc bit[2:0] A_exp, B_exp;
82     parameter MAXPOS = 3 ;
83     parameter MAXNEG = -4;
84
85
86     covergroup CovCode ;
87
88     //===== A coverage points =====
89     A_cp: coverpoint A iff(!rst){
90         bins A_data_0 = {0};
91         bins A_data_max = {MAXPOS};
92         bins A_data_min = {MAXNEG};
93         bins A_data_default = default;
94     }
95
96     A_WalkingOnes_cp: coverpoint unsigned'(A) iff(!rst && red_op_A){
97         bins A_data_walkingones001 = {3'b001};
98         bins A_data_walkingones010 = {3'b010};
99         bins A_data_walkingones100 = {3'b100};
100    }
101
102
103     //===== B coverage points =====
104
105     B_cp: coverpoint B iff(!(rst || bypass_A)){ /*
106         bins B_data_0 = {0};
107         bins B_data_max = {MAXPOS};
108         bins B_data_min = {MAXNEG};
109         bins B_data_default = default;
110     }
111
112     B_WalkingOnes_cp: coverpoint unsigned'(B) iff(!(rst || bypass_A) && red_op_B && !red_op_A){
113         bins B_data_walkingones001 = {3'b001};
114         bins B_data_walkingones010 = {3'b010};
115         bins B_data_walkingones100 = {3'b100};
116     }
117 }
```

```

118 //===== Opcode coverage points =====
119
120 ALU_cp: coverpoint opcode iff(!(rst || bypass_A || bypass_B)){
121
122     bins Bins_shift[] = {SHIFT,ROTATE};
123     bins Bins_arith[] = {ADD,MULT};
124     bins Bins_bitwise[] = {OR,XOR};
125     illegal_bins Bins_invalid = {INVALID_6,INVALID_7};
126     bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
127 }
128
129 //===== reduction operation coverage point =====
130
131 red_op_A_cp: coverpoint red_op_A{
132     bins red_op_A_bins = {1};
133 }
134
135 red_op_B_cp: coverpoint red_op_B{
136     bins red_op_B_bins = {1};
137 }
138
139

```

```

140 //=====Cross coverpoints=====
141
142 //1. add/mult cross A_cp and B_cp
143
144 addMultCrossAB: cross ALU_cp, A_cp,B_cp{
145     //option.cross_auto_bin_max = 0;
146     ignore_bins notArth = !binsof(ALU_cp.Bins_arith);
147 }
148
149 //2. add cross cin
150
151 addCrossCin: cross ALU_cp, cin iff(opcode == ADD){
152     //option.cross_auto_bin_max = 0;
153     ignore_bins notADD = !binsof(ALU_cp.Bins_arith) intersect{ADD};
154     ignore_bins notADD2 = !binsof(ALU_cp.Bins_arith);
155 }
156

```

```

157 //3. shift/rotate cross direction
158
159 shiftRotateCrossDir: cross ALU_cp, direction {
160
161     ignore_bins notShiftRotate = ! binsof(ALU_cp.Bins_shift);
162 }
163
164 //4. shift cross shift_in
165
166 shiftCrossShiftin: cross ALU_cp, serial_in iff(opcode == SHIFT){
167
168     ignore_bins notShiftBins = !binsof(ALU_cp.Bins_shift) intersect{SHIFT};
169     ignore_bins notShift = !binsof(ALU_cp.Bins_shift);
170 }
171

```

```

//5. OR/XOR and redA cross (A=> walking ones, B=> 0)
BinsBitwiseCrossWalkingA: cross ALU_cp, B_cp, A_WalkingOnes_cp iff(red_op_A){
    ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);
    ignore_bins BnotZero = !binsof(B_cp.B_data_0);
}

//6. OR/XOR and (!redA && redopB) cross (B=> walking ones, A=> 0)
BinsBitwiseCrossWalkingB: cross ALU_cp, A_cp, B_WalkingOnes_cp iff(!red_op_A && red_op_B){
    ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);
    ignore_bins BnotZero = !binsof(A_cp.A_data_0);
}

//7. reduction operation while opcode != OR/XOR
Bins_invalid_reduction: cross ALU_cp , red_op_A_cp, red_op_B_cp {
    ignore_bins valid_A_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_A_cp.red_op_A_bins);
    ignore_bins valid_B_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_B_cp.red_op_B_bins);
    ignore_bins transition_cp = binsof(ALU_cp.Bins_trans) ;
}

endgroup

```

```

202 constraint ALSUsignals{
203
204     soft rst dist{
205         0 := 95, 1 := 5
206     };
207
208     if(opcode == (ADD||MULT)){
209         soft A dist{
210             0 := 30, 3 := 30, -4 := 30
211         };
212
213         soft B dist{
214             0 := 30, 3 := 30, -4 := 30
215         };
216     }
217     else if (opcode == (OR || XOR)){
218         A > 0;
219         B > 0;
220     }
221
222     soft opcode dist {
223         [OR:ROTATE] :/ 95,
224         [INVALID_6:INVALID_7] :/ 5
225     };
226
227     bypass_A dist{
228         0 := 90, 1 := 10
229     };
230     bypass_B dist{
231         0 := 90, 1 := 10
232     };
233

```

```

        if( opcode == (OR||XOR)){
            soft red_op_A dist{
                0 := 50,1 := 50
            };
            soft red_op_B dist{
                0 := 50,1 := 50
            };
        }
        else {
            soft red_op_A dist{
                0 := 98,1 := 2
            };
            soft red_op_B dist{
                0 := 98,1 := 2
            };
        }
    }
}

```

```

constraint OpcodeSequence {
    unique{opcode_sequence};
    foreach (opcode_sequence[i]) opcode_sequence[i] inside {[OR:ROTATE]};
}

function new();
    CovCode = new();
endfunction

function void display_sequence();
    $display("opcode sequence: %0p",opcode_sequence);
endfunction

endclass

endpackage

```

❖ TestBench:

```
1  import Assignment3::*;
2
3  module ALSU_tb();
4
5      bit clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
6      opcode_e opcode;
7      bit signed [2:0] A, B;
8      logic [15:0] leds, leds_exp;
9      logic signed [5:0] out, out_exp;
10
11      bit cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12      opcode_e opcode_reg;
13      bit signed [2:0] A_reg, B_reg;
14      opcode_e transitionPattern[6];
15
16      int Error_Count, Correct_Count;
17
18      ALSUconstraints constraintVals = new;
19
20      ALSU DUT (.*);
21
22      //--clk generation
23      initial begin
24          clk = 0;
25          forever begin
26              constraintVals.clk = clk;
27              #1 clk = !clk;
28          end
29      end
30
31      always @(negedge rst or negedge bypass_A or negedge bypass_B ) begin
32
33          if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.start();
34          else constraintVals.CovCode.stop();
35      end
36
37      always @(posedge rst or posedge bypass_A or posedge bypass_B ) begin
38          constraintVals.CovCode.stop();
39      end
40
41      always @(posedge clk) begin
42          if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.sample();
43      end
44
45      initial begin
46          Error_Count = 0;
47          Correct_Count = 0;
48      end
49
50      //--ALSU1
51      assert_reset;
```

```

54 //===== LOOP1: opcode sequence constraint disabled, all others enabled =====
55
56     constraintVals.OpcodeSequence.constraint_mode(0);
57     constraintVals.ALSUsignals.constraint_mode(1);
58
59     repeat(2000) begin
60         assert (constraintVals.randomize());
61         rst = constraintVals.rst;
62         cin = constraintVals.cin;
63         red_op_A = constraintVals.red_op_A;
64         red_op_B = constraintVals.red_op_B;
65         bypass_A = constraintVals.bypass_A;
66         bypass_B = constraintVals.bypass_B;
67         direction = constraintVals.direction;
68         serial_in = constraintVals.serial_in;
69         opcode = constraintVals.opcode;
70         A = constraintVals.A;
71         B = constraintVals.B;
72
73         if (rst) check_reset;
74         else begin
75             check_result();
76         end
77     end
78     red_op_A = 1;
79     red_op_B = 1;
80     check_result();
81

```

```

82 // directed case to complete code coverage
83     bypass_A = 1;
84     bypass_B = 1;
85     check_result();
86
87 //===== LOOP2: opcode sequence constraint Enabled, all others Disabled =====
88
89
90     constraintVals.OpcodeSequence.constraint_mode(1);
91     constraintVals.ALSUsignals.constraint_mode(0);
92     rst = 0;
93     red_op_A = 0;
94     red_op_B = 0;
95     bypass_A = 0;
96     bypass_B = 0;
97
98     repeat (100) begin
99         assert (constraintVals.randomize());
100         cin = constraintVals.cin;
101         direction = constraintVals.direction;
102         serial_in = constraintVals.serial_in;
103         A = constraintVals.A;
104         B = constraintVals.B;
105
106         foreach (constraintVals.opcode_sequence[i]) begin
107             opcode = constraintVals.opcode_sequence[i];
108
109             check_result();
110         end
111     end

```

```

113 //===== Directed Test case to complete functional coverage(opcode transition)
114 transitionPattern = '{OR, XOR, ADD, MULT, SHIFT, ROTATE}';
115
116     foreach (transitionPattern[i]) begin
117         opcode = transitionPattern[i];
118         constraintVals.opcode = opcode;
119         check_result();
120     end
121
122     $display("Correct Count: %0d",Correct_Count);
123     $display("Error Count: %0d", Error_Count);
124     $stop;
125
126 end
127

```

```

129 //===== LOOP3: new constraints to hit BinsBitwiseCrossWalkingA bins =====
130 constraintVals.OpcodeSequence.constraint_mode(0);
131 constraintVals.ALSUSignals.constraint_mode(1);
132 repeat(50) begin
133     assert (constraintVals.randomize() with{
134         A_exp inside{WalkingOnesSequence};
135         A == A_exp;
136         B == 0;
137         rst == 0;
138         opcode == opcode_exp;
139         red_op_A == 1;
140         opcode_exp dist {
141             OR := 50,
142             XOR := 50
143         };
144     });
145     rst = constraintVals.rst;
146     cin = constraintVals.cin;
147     red_op_A = constraintVals.red_op_A;
148     red_op_B = constraintVals.red_op_B;
149     bypass_A = constraintVals.bypass_A;
150     bypass_B = constraintVals.bypass_B;
151     direction = constraintVals.direction;
152     serial_in = constraintVals.serial_in;
153     opcode = constraintVals.opcode;
154     A = constraintVals.A;
155     B = constraintVals.B;
156
157     if (rst) check_reset;
158     else begin
159         check_result();
160     end
161 end
162

```



```
//===== LOOP4: new constraints to hit BinsBitwiseCrossWalkingB bins =====
repeat(50) begin
    assert (constraintVals.randomize() with{
        B_exp inside{WalkingOnesSequence};
        A == 0;
        B == B_exp;
        rst == 0;
        opcode == opcode_exp;
        red_op_A == 0;
        red_op_B == 1;
        opcode_exp dist {
            OR := 50,
            XOR := 50
        };
    });
    rst = constraintVals.rst;
    cin = constraintVals.cin;
    red_op_A = constraintVals.red_op_A;
    red_op_B = constraintVals.red_op_B;
    bypass_A = constraintVals.bypass_A;
    bypass_B = constraintVals.bypass_B;
    direction = constraintVals.direction;
    serial_in = constraintVals.serial_in;
    opcode = constraintVals.opcode;
    A = constraintVals.A;
    B = constraintVals.B;

    if (rst) check_reset;
    else begin
        check_result();
    end
end
```

```
$display("Correct Count: %0d",Correct_Count);
$display("Error Count: %0d", Error_Count);
$stop;

end
```

```
240 task assert_reset();
241
242     rst = 1;
243     check_reset();
244 endtask
245
246 task check_reset();
247     @(negedge clk);
248     if (out == 0 && leds == 0) begin
249         @(negedge clk);
250         if(out == 0 && leds == 0) begin
251             Correct_Count++;
252             $display("Reset passed");
253         end
254         else begin
255             Error_Count++;
256             $display("Reset failed");
257             $stop;
258         end
259     end
260     else begin
261         Error_Count++;
262         $display("Reset failed");
263         $stop;
264     end
265     reset_internals();
266 endtask
267
```

```

268 task GoldenModel();
269
270     bit valid;
271     if (rst) begin
272         reset_internals();
273         out_exp = 'b0;
274         leds_exp = 'b0;
275     end
276
277     else begin
278         check_validity(red_op_A_reg, red_op_B_reg, opcode_reg, valid);
279
280         // leds expected behavior
281         if (!valid) begin
282             leds_exp = ~leds;
283         end
284         else begin
285             leds_exp = 'b0;
286         end
287
288         // out expected behavior
289         if (bypass_A_reg) begin
290             out_exp = A_reg;
291         end
292         else if (bypass_B_reg) begin
293             out_exp = B_reg;
294         end
295
296         else if (!valid) begin
297             out_exp = 'b0;
298         end
299
300     else begin
301         case (opcode_reg)
302             OR: begin
303                 if (red_op_A_reg) begin
304                     out_exp = |A_reg;
305                 end else if (!red_op_A_reg && red_op_B_reg) begin
306                     out_exp = |B_reg;
307                 end else begin
308                     out_exp = A_reg | B_reg;
309                 end
310             end
311
312             XOR: begin
313                 if (red_op_A_reg) begin
314                     out_exp = ^A_reg;
315                 end else if (!red_op_A_reg && red_op_B_reg) begin
316                     out_exp = ^B_reg;
317                 end else begin
318                     out_exp = A_reg ^ B_reg;
319                 end
320             end
321
322             ADD: begin
323                 out_exp = A_reg+B_reg+cin_reg;
324             end
325
326             MULT: begin
327                 out_exp = A_reg*B_reg;
328             end
329
330             SHIFT: begin
331                 if (direction_reg) out_exp = {out_exp[4:0], serial_in_reg};
332                 else if (!direction_reg) out_exp = {serial_in_reg, out_exp[5:1]};
333             end
334
335             ROTATE: begin
336                 if (direction_reg) out_exp = {out_exp[4:0], out_exp[5]};
337                 else if (!direction_reg) out_exp = {out_exp[0], out_exp[5:1]};
338             end
339             default: begin
340                 out_exp = 'b0;
341             end
342         endcase
343     end
344 end
345 update_internals();
346 endtask

```

```

348     task reset_internals();
349         cin_reg = 'b0;
350         red_op_A_reg = 'b0;
351         red_op_B_reg = 'b0;
352         bypass_A_reg = 'b0;
353         bypass_B_reg = 'b0;
354         direction_reg = 'b0;
355         serial_in_reg = 'b0;
356         opcode_reg = 0R;
357         A_reg = 'b0;
358         B_reg = 'b0;
359     endtask
360
361     task update_internals();
362         cin_reg = cin;
363         red_op_A_reg = red_op_A;
364         red_op_B_reg = red_op_B;
365         bypass_A_reg = bypass_A;
366         bypass_B_reg = bypass_B;
367         direction_reg = direction;
368         serial_in_reg = serial_in;
369         opcode_reg = opcode;
370         A_reg = A;
371         B_reg = B;
372     endtask

```

```

374     task check_validity(
375         input red_op_A, red_op_B, opcode_e opcode,
376         output isValid
377     );
378         case (opcode)
379             INVALID_6, INVALID_7 : isValid = 0;
380
381             ADD, MULT, SHIFT, ROTATE: begin
382                 if( red_op_A || red_op_B) isValid = 0;
383                 else isValid = 1;
384             end
385
386             default: isValid = 1;
387         endcase
388
389     endtask
390
391     task check_result (
392         input rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in,
393         signed [2:0] A, B, opcode_e opcode
394     );
395         GoldenModel();
396
397         @(negedge clk);
398         if((out == out_exp) && (leds == leds_exp)) begin
399             Correct_Count++;
400         end
401
402         else begin
403             if (out != out_exp)
404                 $display("Time: %0t, Failed, out = %0h, Exected: %0h", $time, out, out_exp);
405
406             else if (leds != leds_exp)
407                 $display("Time: %0t, Failed, leds = %0h, Expected: %0h", $time, leds, leds_exp);
408
409             Error_Count++;
410             $stop;
411         end
412     endtask
413
414 endmodule

```

```

60     task check_result ();
61         GoldenModel();
62
63         @(negedge clk);
64         if((out == out_exp)&&(leds == leds_exp)) begin
65             Correct_Count++;
66         end
67
68         else begin
69             if (out != out_exp)
70                 $display("Time: %0t, Failed, out = %0h, Exected: %0h",$time,out, out_exp);
71
72             else if (leds != leds_exp)
73                 $display("Time: %0t, Failed, leds = %0h, Expected: %0h",$time,leds,leds_exp);
74
75             Error_Count++;
76             $stop;
77         end
78     endtask
79
80 endmodule

```

❖ Do file:

```

1  vlib work
2  vlog package.sv
3  vlog ALSU.v ALSU_tb.sv +cover -covercells
4  vsim -voptargs=+acc ALSU_tb -cover
5  add wave *
6  coverage save ALSU_tb.ucdb -onexit
7  run -all
8
9
10

```


❖ Results:

```

# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Correct Count: 2003
# Error Count: 0
# ** Note: $stop      : Assignment2.sv(236)
#   Time: 4182 ns   Iteration: 1   Instance: /Q3



















```

Waveform:



❖ Functional Coverage Report:

Component	100.00%	100	100.00...	✓
INST \Assignment3::ALSUnconstraints::CovCode	100.00%	100	100.00...	✓
CVP A_cp	100.00%	100	100.00...	✓
CVP A_WalkingOnes_cp	100.00%	100	100.00...	✓
CVP B_cp	100.00%	100	100.00...	✓
CVP B_WalkingOnes_cp	100.00%	100	100.00...	✓
CVP ALU_cp	100.00%	100	100.00...	✓
CVP red_op_A_cp	100.00%	100	100.00...	✓
CVP red_op_B_cp	100.00%	100	100.00...	✓
CVP serial_in	100.00%	100	100.00...	✓
CVP direction	100.00%	100	100.00...	✓
CVP cin	100.00%	100	100.00...	✓
CROSS addMultCrossAB	100.00%	100	100.00...	✓
CROSS addCrossCin	100.00%	100	100.00...	✓
CROSS shiftRotateCrossDir	100.00%	100	100.00...	✓
CROSS shiftCrossShiftin	100.00%	100	100.00...	✓
CROSS BinsBitwiseCrossWalkingA	100.00%	100	100.00...	✓
CROSS BinsBitwiseCrossWalkingB	100.00%	100	100.00...	✓
CROSS Bins_invalid_reduction	100.00%	100	100.00...	✓

CROSS addMultCrossAB		100.00%	100	100.00...		
	bin <Bins_arith[MULT],A_data_min,B_data_min>	3	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_min,B_data_min>	4	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_max,B_data_min>	4	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_max,B_data_min>	2	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_0,B_data_min>	3	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_0,B_data_min>	2	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_min,B_data_max>	6	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_min,B_data_max>	5	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_min,B_data_0>	5	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_min,B_data_0>	3	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_max,B_data_max>	3	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_max,B_data_max>	2	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_max,B_data_0>	4	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_max,B_data_0>	3	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_0,B_data_max>	5	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_0,B_data_max>	10	1	100.00...		✓
	bin <Bins_arith[MULT],A_data_0,B_data_0>	3	1	100.00...		✓
	bin <Bins_arith[ADD],A_data_0,B_data_0>	6	1	100.00...		✓

	CROSS	addCrossCin	100.00%	100	100.00...		
[B] bin <Bins_arith[ADD],auto[1]>			131	1	100.00...		✓
[B] bin <Bins_arith[ADD],auto[0]>			133	1	100.00...		✓
[B] ignore_bin notADD2			0	-	-		✓
[B] ignore_bin notADD			0	-	-		✓

CROSS	shiftRotateCrossDir	100.00%	100	100.00...		✓
B	bin <Bins_shift[ROTATE],auto[1]>	125	1	100.00...		✓
B	bin <Bins_shift[SHIFT],auto[1]>	128	1	100.00...		✓
B	bin <Bins_shift[ROTATE],auto[0]>	144	1	100.00...		✓
B	bin <Bins_shift[SHIFT],auto[0]>	107	1	100.00...		✓
B	ignore_bin notShiftRotate	1128	-	-		✓

CROSS	shiftCrossShiftin	100.00%	100	100.00...		✓
B	bin <Bins_shift[SHIFT],auto[1]>	125	1	100.00...		✓
B	bin <Bins_shift[SHIFT],auto[0]>	110	1	100.00...		✓
B	ignore_bin notShift	0	-	-		✓
B	ignore_bin notShiftBins	0	-	-		✓

CROSS	BinsBitwiseCrossWalkingA	100.00%	100	100.00...		✓
B	bin <Bins_bitwise[XOR],B_data_0,A_data_walkingones100>	19	1	100.00...		✓
B	bin <Bins_bitwise[OR],B_data_0,A_data_walkingones100>	9	1	100.00...		✓
B	bin <Bins_bitwise[XOR],B_data_0,A_data_walkingones010>	8	1	100.00...		✓
B	bin <Bins_bitwise[OR],B_data_0,A_data_walkingones010>	8	1	100.00...		✓
B	bin <Bins_bitwise[XOR],B_data_0,A_data_walkingones001>	10	1	100.00...		✓
B	bin <Bins_bitwise[OR],B_data_0,A_data_walkingones001>	6	1	100.00...		✓
B	ignore_bin BnotZero	28	-	-		✓
B	ignore_bin notBitwise	10	-	-		✓

CROSS	BinsBitwiseCrossWalkingB	100.00%	100	100.00...		✓
B	bin <Bins_bitwise[XOR],A_data_0,B_data_walkingones100>	14	1	100.00...		✓
B	bin <Bins_bitwise[OR],A_data_0,B_data_walkingones100>	4	1	100.00...		✓
B	bin <Bins_bitwise[XOR],A_data_0,B_data_walkingones010>	6	1	100.00...		✓
B	bin <Bins_bitwise[OR],A_data_0,B_data_walkingones010>	9	1	100.00...		✓
B	bin <Bins_bitwise[XOR],A_data_0,B_data_walkingones001>	7	1	100.00...		✓
B	bin <Bins_bitwise[OR],A_data_0,B_data_walkingones001>	7	1	100.00...		✓
B	ignore_bin BnotZero	16	-	-		✓
B	ignore_bin notBitwise	5	-	-		✓

CROSS	Bins_invalid_reduction	100.00%	100	100.00...		✓
B	bin <Bins_arith[MULT],red_op_A_bins,red_op_B_bins>	12	1	100.00...		✓
B	bin <Bins_shift[ROTATE],red_op_A_bins,red_op_B_bins>	6	1	100.00...		✓
B	bin <Bins_arith[ADD],red_op_A_bins,red_op_B_bins>	6	1	100.00...		✓
B	bin <Bins_shift[SHIFT],red_op_A_bins,red_op_B_bins>	7	1	100.00...		✓
B	ignore_bin transition_cp	0	-	-		✓
B	ignore_bin valid_B_reduction	81	-	-		✓
B	ignore_bin valid_A_reduction	81	-	-		✓

❖ Coverage Report:

```
1 Coverage Report by instance with details
2
3 =====
4 === Instance: /\Q3#DUT
5 === Design Unit: work.ALSU
6 =====
7 Branch Coverage:
8   Enabled Coverage      Bins    Hits    Misses  Coverage
9   -----
10  Branches              31     31      0    100.00%
11
12 =====Branch Details=====
```

- Excluded **all False case** in the case statement, since invalid opcodes are handled by the flag (`invalid_opcode`)

```
Condition Coverage:
  Enabled Coverage      Bins    Covered    Misses  Coverage
  -----
  Conditions            6      6      0    100.00%
```

```
Expression Coverage:
  Enabled Coverage      Bins    Covered    Misses  Coverage
  -----
  Expressions           8      8      0    100.00%
```

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              118    118      0    100.00%
```

```
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements            48     48      0    100.00%
```

```
Total Coverage By Instance (filtered view): 100.00%
```


Q2) Write Assertions:

```
3 //=====Q2-1=====
4 property P1;
5     @(posedge clk) a |-> ##2 b;
6 endproperty
7 A1: assert property (P1)
8     else $error("Assertion A1 failed!");
9
10
11 //=====Q2-2=====
12 property P2;
13     @(posedge clk) (a&&b) |-> ##[1:3] c;
14 endproperty
15 A2: assert property (P2)
16     else $error("Assertion A2 failed!");
17
18 //=====Q2-3=====
19 sequence s11b
20     ##2 (b==0);
21 endsequence
22
23 //=====Q2-4A=====
24 sequence Y_exp
25     Y == (8'b0000_0001 || 8'b0000_0010 || 8'b0000_0100 || 8'b0000_1000 ||
26         8'b0001_0000 || 8'b0010_0000 || 8'b0100_0000 || 8'b1000_0000 );
27 endsequence
28 property Y;
29     @(posedge clk) Y_exp;
30 endproperty
31 Check_Y: assert property (Y)
32     else $error("Assertion Check_Y failed!");
33
34 //=====Q2-4B=====
35
36 property valid_check;
37     @(posedge clk) (~|D) => !valid;
38 endproperty
39
40 Check_vaild: assert property (valid_check)
41     else $error("Assertion Check_vaild failed!");
```

Q3) Counter:

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Counter1	When reset is asserted, Output should be low, and zero should be high	Directed at the start of the simulation, then randomized with a constraint to be inactive 90% of the time during the simulation	-	Immediate assertion to verify Async reset functionality, concurrent assertion to check ZERO functionality
Counter2	When load_n is low, count_out should take the value of load_data input	Randomization with constraint on load_n to be high 70% of simulation time	Cover all values of load_data	Concurrent assertion to check the load_data
Counter3	Counter should only increment or decrement if rst_n is inactive and, ce signal is high, else keep the current count_out value.	Randomization with constraint on ce to be high 70% of simulation time	Cover all values of count_out & transition bin from max to zero	Concurrent assertion to check the count_out freeze
Counter4	If rst_n is disabled and ce is enabled, if: up_down = 0 → decrement Up_down = 1 → increment	Randomization with constraint on up_down to be high 50% of simulation time	Bin for decrement & another for increment	2 Concurrent assertions to check the decrement and increment functionalities
Counter5	Check that when the bus count_out value equals the max possible value, max_count should be high	Randomized with no constraints	Bin for max_count	Concurrent assertion to check the max_count functionality

❖ Constraints class:

```
1  package A2;
5  class CounterConstraints;
3  //Counter
4
5  class CounterConstraints;
6
7  parameter WIDTH = `WIDTH;
8  rand bit rst_n;
9  rand bit load_n;
10 rand bit up_down;
11 rand bit ce;
12 rand bit [WIDTH-1:0] data_load;
13
14 function new();
15     $display("WIDTH = %0d",WIDTH);
16 endfunction
17
18
```

```
16 covergroup CovCode ;
17
18     laod_data_cp: coverpoint data_load iff(rst_n && (!load_n)) ;
19     count_outIncrement_cp: coverpoint count_out iff(rst_n && load_n && ce && up_down);
20
21     count_outOverflow_cp: coverpoint count_out iff(rst_n && load_n && ce && up_down){
22         bins OV = (MAX == 0);
23     }
24
25     count_outDecrement_cp: coverpoint count_out iff(rst_n && load_n && ce && !up_down);
26
27     count_outUnderflow_cp: coverpoint count_out iff(rst_n && load_n && ce && !up_down){
28         bins UV = (0 == MAX);
29     }
30 endgroup
```

```
32     constraint CounterSignals{
33
34         rst_n dist {
35             'b0 := 10,
36             'b1 := 90
37         };
38         load_n dist {
39             'b1 := 90,
40             'b0 := 10
41         };
42         ce dist {
43             'b0 := 10,
44             'b1 := 90
45         };
46         up_down dist {
47             'b0 := 50,
48             'b1 := 50
49         };
50         data_load !=0;
51     }
52
```

```
function new();
    CovCode = new();
endfunction
endclass
```

❖ SVA module:

```
2 module counter_sva(clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
3     parameter WIDTH = 4;
4     input clk;
5     input rst_n;
6     input load_n;
7     input up_down;
8     input ce;
9     input [WIDTH-1:0] data_load;
10    input [WIDTH-1:0] count_out;
11    input max_count;
12    input zero;
13
14    reg [WIDTH-1:0] count_out_prev;
15
16    always @(posedge clk or negedge rst_n) begin
17        count_out_prev <= count_out;
18    end
19
20    // //=====Reset immediate assertion=====
21
22    always_comb begin
23        if(!rst_n) begin
24            Reset: assert final (count_out == 'b0)
25                else $error("Assertion Reset failed!");
26        end
27    end
28
```

```
//=====Checking zero flag functionality=====
property Zero;
    @(negedge clk) (count_out == { WIDTH{1'b0} }) |-> zero;
endproperty

zero_flag_a: assert property (Zero)
    else $error("Assertion zero_flag failed!");

zero_flag_c: cover property (Zero);
//=====Checking max flag functionality=====
property Max;
    @(negedge clk) (count_out == { WIDTH{1'b1} }) |-> max_count;
endproperty
max_flag_a: assert property (Max)
    else $error("Assertion max_count_flag failed!");

max_flag_c: cover property (Max);
```

```
//=====Load functionality=====
property LoadData;
    @(negedge clk) (!load_n && rst_n) |-> (count_out == data_load);
endproperty

Load_a: assert property (LoadData)
    else $error("Assertion Load_a failed!");

Load_c: cover property (LoadData);

//=====no load or ce or rst => counter freeze=====

property Counter_Freeze;
    @(negedge clk) (load_n && rst_n && !ce) |-> (count_out == count_out_prev);
endproperty

Counter_Freeze_a: assert property (Counter_Freeze)
    else $error("Assertion Counter_Freeze_a failed!");

Counter_Freeze_c: cover property (Counter_Freeze);
```

```
//=====Increment functionality=====
sequence increment_en;
    load_n && rst_n && ce && up_down;
endsequence
property Increment;
    @(negedge clk) increment_en |-> (count_out == count_out_prev +1'b1); // 1 only is 32 bit, causing error
endproperty

Increment_a: assert property (Increment)
    else $error("Assertion Increment_a failed!");

Increment_c: cover property (Increment);

//=====Decrement functionality=====
sequence decrement_en;
    (load_n && rst_n) && (ce==1) && (up_down==0);
endsequence
property Decrement;
    @(negedge clk) decrement_en |-> (count_out == count_out_prev - 1'b1);
endproperty

decrement_a: assert property (Decrement)
    else $error("Assertion decrement_a failed!");

Decrement_c: cover property (Decrement);

endmodule
```

❖ Counter interface:

```
1  interface counter_if(input bit clk);
2      input rst_n;
3      input load_n;
4      input up_down;
5      input ce;
6      input [3:0] data_load;
7      output [3:0] count_out;
8      output reg max_count;
9      output zero;
10
11
12      modport TEST(
13          output logic rst_n,load_n,up_down,ce,data_load,
14          input logic count_out,max_count,zero
15      );
16
17      modport DUT(
18          input rst_n,load_n,up_down,ce,data_load,
19          output count_out,max_count,zero
20      );
21
22  endinterface
```

❖ Top module:

```
1  module top();
2      bit clk;
3
4      always #1 clk = ~clk;
5
6      counter_if countIF(clk);
7
8      counter DUT(
9          .clk(countIF.clk) ,.rst_n(countIF.rst_n), .load_n(countIF.load_n),
10         .up_down(countIF.up_down), .ce(countIF.ce), .data_load(countIF.data_load),
11         .count_out(countIF.count_out), .max_count(countIF.max_count), .zero(countIF.zero)
12     );
13
14     counter_tb tb(countIF);
15
16     bind counter counter_sva countSVA (
17         countIF.clk,countIF.rst_n,countIF.load_n,
18         countIF.up_down,countIF.ce,countIF.data_load,countIF.count_out,
19         countIF.max_count,countIF.zero
20     );
21
22 endmodule
```

❖ Test bench:

```
module counter_tb(counter_if.TEST counterIF);

    CounterConstraints constraintVals = new;

    int Error_Count,Correct_Count;

    initial begin
        Error_Count = 0;
        Correct_Count = 0;

        //--Counter1
        counterIF.load_n = 0;
        counterIF.data_load = 'hf;
        assert_reset;

        //--Counter2,3,4,5,6

        repeat(1000) begin

            assert (constraintVals.randomize());
            counterIF.rst_n = constraintVals.rst_n;
            counterIF.load_n = constraintVals.load_n;
            counterIF.ce = constraintVals.ce;
            counterIF.up_down = constraintVals.up_down;
            counterIF.data_load = constraintVals.data_load;
            @(negedge counterIF.clk);
            constraintVals.count_out = counterIF.count_out;
            constraintVals.CovCode.sample();

        end
    end
```

```
        // directed test to complete functional coverage (load zero to the counter)
        counterIF.rst_n = 1;
        constraintVals.rst_n = counterIF.rst_n;
        counterIF.load_n = 0;
        constraintVals.load_n = counterIF.load_n;
        counterIF.data_load = 0;
        constraintVals.data_load = counterIF.data_load;
        @(negedge counterIF.clk);
        constraintVals.CovCode.sample();

        $display("Correct Count: %0d",Correct_Count);
        $display("Error Count: %0d", Error_Count);
        $stop;
    end
```



```

task assert_reset ;
counterIF.rst_n = 0;
@(negedge counterIF.clk);
if ((counterIF.count_out != 'b0)&&(counterIF.zero != 1'b1))begin
    $display("Reset failed");
    Error_Count++;
end
else begin
    $display("Reset Passed");
    Correct_Count++;
end
counterIF.rst_n = 1;
//@(negedge counterIF.clk);
endtask

endmodule

```

❖ Do file:

```

run.do
1  vlib work
2  vlog package.sv counter_tb.sv
3  vlog counter.v counter_tb_SVA.sv counter_top.sv +cover -covercells
4  vsim -voptargs=+acc top -cover
5  add wave -position insertpoint sim:/top/tb/counterIF/*
6  coverage save counter_tb.ucdb -onexit
7  run -all
8

```


❖ Result:

```

# Reset Passed
# Correct Count: 1002
# Error Count: 0
# ** Note: $stop      : ./Assignment/counter_tb.sv(61)
#

```

Waveform:



❖ Functional Coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included
/Assignment3/CounterConstraints		100.00%				
TYPE CovCode		100.00%	100	100.00...		✓
CVP CovCode::laod_data_cp		100.00%	100	100.00...		✓
CVP CovCode::count_outIncrement...		100.00%	100	100.00...		✓
CVP CovCode::count_outOverflow...		100.00%	100	100.00...		✓
CVP CovCode::count_outDecrement...		100.00%	100	100.00...		✓
CVP CovCode::count_outUnderflow...		100.00%	100	100.00...		✓
INST \Assignment3::CounterConstr...		100.00%	100	100.00...		✓
CVP laod_data_cp		100.00%	100	100.00...		✓
CVP count_outIncrement_cp		100.00%	100	100.00...		✓
CVP count_outOverflow_cp		100.00%	100	100.00...		✓
CVP count_outDecrement_cp		100.00%	100	100.00...		✓
CVP count_outUnderflow_cp		100.00%	100	100.00...		✓

❖ Assertion coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak M
/top/DUT/countSVA/zero_flag_c	SVA	✓	Off	216	1	Unlimited	1	100%		✓	0	
/top/DUT/countSVA/max_flag_c	SVA	✓	Off	136	1	Unlimited	1	100%		✓	0	
/top/DUT/countSVA/load_c	SVA	✓	Off	82	1	Unlimited	1	100%		✓	0	
/top/DUT/countSVA/Counter_Freeze_c	SVA	✓	Off	97	1	Unlimited	1	100%		✓	0	
/top/DUT/countSVA/Increment_c	SVA	✓	Off	340	1	Unlimited	1	100%		✓	0	
/top/DUT/countSVA/Decrement_c	SVA	✓	Off	381	1	Unlimited	1	100%		✓	0	

❖ Code Coverage :

Coverage Report by instance with details

```
=====
=== Instance: /\Q2#DUT
=== Design Unit: work.counter
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                  10     10       0   100.00%
```

```
92 Statement Coverage:
93   Enabled Coverage          Bins    Hits    Misses  Coverage
94   -----
95   Statements                7      7       0   100.00%
96
97 =====Statement Details=====
```

```
Toggle Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Toggles                   30     30       0   100.00%

=====Toggle Details=====

Toggle Coverage for instance /\Q2#DUT --

      Node    1H->0L    0L->1H  "Coverage"
      -----
          ce           1         1    100.00
          clk           1         1    100.00
    count_out[3-0]     1         1    100.00
    data_load[0-3]     1         1    100.00
          load_n       1         1    100.00
        max_count     1         1    100.00
          rst_n        1         1    100.00
         up_down       1         1    100.00
          zero         1         1    100.00

Total Node Count      =      15
Toggled Node Count   =      15
Untoggled Node Count =       0

Toggle Coverage      =    100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%
```

Q4) Configuration Register:

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Config1	Check reset functionality by asserting reset and compare each register value to its corresponding in reset_assoc[] array.	Directed at the start of the simulation	-	A checker in the testbench to ensure correct reset values for every register
config2	For each register, write the inverted value for its default reset value, so that any unwritable bit is detected	Directed during the simulation	-	A checker in the testbench to ensure correct values for every register

❖ TestBench:

```
1  typedef enum logic [2:0]{
2      adc0_reg = 0,adc1_reg =1,
3      temp_sensor0_reg=2,temp_sensor1_reg=3,
4      analog_test=4,digital_test=5,
5      amp_gain=6,digital_config=7
6  } reg_addr_e;
7
8  typedef logic[15:0] register_word_t;
9
10 module config_reg_tb();
11
12     bit clk,rst,write;
13     reg_addr_e reg_addr;
14     register_word_t data_in,data_out;
15     register_word_t reset_assoc[string];
16     register_word_t reset_toggled_assoc[string];
17     register_word_t current_reg_value_assoc[string];
18     int Error_count, Correct_count;
19
20     always #1 clk = ~clk;
21
22     config_reg DUT(
23         .clk(clk),.reset(rst),.write(write),
24         .data_in(data_in),.data_out(data_out),.address(reg_addr)
25     );
26
```

```
27 initial begin
28
29     //=====Reset Values=====
30
31     reset_assoc["adc0_reg"] = 16'hFFFF;
32     reset_assoc["adc1_reg"] = 16'h0000;
33     reset_assoc["temp_sensor0_reg"] = 16'h0000;
34     reset_assoc["temp_sensor1_reg"] = 16'h0000;
35     reset_assoc["analog_test"] = 16'hABCD;
36     reset_assoc["digital_test"] = 16'h0000;
37     reset_assoc["amp_gain"] = 16'h0000;
38     reset_assoc["digital_config"] = 16'h0001;
39
40     //=====Inverted Values=====
41     reset_toggled_assoc["adc0_reg"] = ~reset_assoc["adc0_reg"];
42     reset_toggled_assoc["adc1_reg"] = ~reset_assoc["adc1_reg"];
43     reset_toggled_assoc["temp_sensor0_reg"] = ~reset_assoc["temp_sensor0_reg"];
44     reset_toggled_assoc["temp_sensor1_reg"] = ~reset_assoc["temp_sensor1_reg"];
45     reset_toggled_assoc["analog_test"] = ~reset_assoc["analog_test"];
46     reset_toggled_assoc["digital_test"] = ~reset_assoc["digital_test"];
47     reset_toggled_assoc["amp_gain"] = ~reset_assoc["amp_gain"];
48     reset_toggled_assoc["digital_config"] = ~reset_assoc["digital_config"];
49
50     //=====Config1=====
51     assert_reset();
52
53     //=====Config2=====
54     toggle_current_values();
55
56     $display("Error count: %0d",Error_count);
57     $display("Correct count: %0d",Correct_count);
58     $stop;
59 end
60
61
```

```

62 //=====Tasks=====
63
64 task assert_reset();
65     rst = 1;
66     read_current_values();
67     check_result("R");
68     rst = 0;
69     @(negedge clk);
70
71 endtask
72
73 task toggle_current_values();
74     write = 1;
75     reg_addr = adc0_reg;
76     for (int i=0; i<=reg_addr.last(); i++) begin
77         $display(
78             "Writing on reg: %0d (%0s) -> %0h ",
79             reg_addr,reg_addr.name,reset_toggled_assoc[reg_addr.name]
80         );
81         data_in = reset_toggled_assoc[reg_addr.name];
82         @(negedge clk);
83         reg_addr = reg_addr.next;
84     end
85     read_current_values();
86     check_result("T");
87
88 endtask
89
90 task read_current_values();
91     reg_addr = adc0_reg;
92     @(negedge clk);
93     for (int i=0; i<=reg_addr.last(); i++) begin
94         current_reg_value_assoc[reg_addr.name] = data_out;
95         reg_addr = reg_addr.next;
96         @(negedge clk);
97     end
98 endtask
99

```

```

100 task check_result(string mode);
101     reg_addr = adc0_reg;
102
103     if(mode == "R") begin
104         for (int i=0; i<=reg_addr.last(); i++) begin
105             if (current_reg_value_assoc[reg_addr.name] != reset_assoc[reg_addr.name]) begin
106                 $display(
107                     "Failed for Register %0s, Actual Value = %0h,Expected: %0h",
108                     reg_addr.name,current_reg_value_assoc[reg_addr.name],reset_assoc[reg_addr.name]
109                 );
110                 Error_count++;
111             end else begin
112                 Correct_count++;
113             end
114             reg_addr = reg_addr.next;
115         end
116     end
117     else if (mode == "T") begin
118         for (int i=0; i<=reg_addr.last(); i++) begin
119             if (current_reg_value_assoc[reg_addr.name] != reset_toggled_assoc[reg_addr.name]) begin
120                 $display(
121                     "Failed for Register %0s, Actual Value = %0h,Expected: %0h",
122                     reg_addr.name,current_reg_value_assoc[reg_addr.name],reset_toggled_assoc[reg_addr.name]
123                 );
124                 Error_count++;
125             end else begin
126                 Correct_count++;
127             end
128             reg_addr = reg_addr.next;
129         end
130     end
131 end
132 endtask
133
134 endmodule

```

❖ Fixed Design:

```
1  module my_mem(  
2      input clk,  
3      input write,  
4      input read,  
5      input [7:0] data_in,  
6      input [15:0] address,  
7      output reg [8:0] data_out    // was [7:0] parity bit always ignored  
8  );  
9  
10 // Declare a 9-bit associative array using the logic data type & the key of int datatype  
11     logic [8:0] mem_array [int];  
12  
13     always @(posedge clk) begin  
14         if (write)  
15             mem_array[address] = {~^data_in, data_in};  
16         else if (read)  
17             data_out = mem_array[address];  
18         end  
19  
20 endmodule
```

❖ Do file:

```
≡ runQ4.do  
1      vlib work  
2      vlog config_reg_buggy_questa.svp config_reg_tb.sv +cover -covercells  
3      vsim -voptargs=+acc config_reg_tb -cover  
4      add wave *  
5      coverage save config_reg_tb.ucdb -onexit  
6      run -all  
7  
8
```

❖ Results:

```
# Loading config_reg_reg (1600)
# Failed for Register analog_test, Actual Value = abcc,Expected: abcd
# Writing on reg: 0 (adc0_reg) -> 0
# Writing on reg: 1 (adcl_reg) -> ffff
# Writing on reg: 2 (temp_sensor0_reg) -> ffff
# Writing on reg: 3 (temp_sensor1_reg) -> ffff
# Writing on reg: 4 (analog_test) -> 5432
# Writing on reg: 5 (digital_test) -> ffff
# Writing on reg: 6 (amp_gain) -> ffff
# Writing on reg: 7 (digital_config) -> fffe
# Failed for Register adc0_reg, Actual Value = fffe,Expected: 0
# Failed for Register adcl_reg, Actual Value = feff,Expected: ffff
# Failed for Register temp_sensor0_reg, Actual Value = fffc,Expected: ffff
# Failed for Register temp_sensor1_reg, Actual Value = fffe,Expected: ffff
# Failed for Register analog_test, Actual Value = fffe,Expected: 5432
# Failed for Register amp_gain, Actual Value = fffe,Expected: ffff
# Failed for Register digital_config, Actual Value = 7ffe,Expected: fffe
# Error count: 8
# Correct count: 8
# ** Note: $stop : config_reg_tb.sv(58)
# Time: 54 ns Iteration: 1 Instance: /config_reg_tb
```

❖ **Bug:**

Resigter	Stimulus	Expected output	Actual output
Adc0_reg	Toggled reset default value	'h0000	'hFFFE
Adc1_reg	Toggled reset default value	'hFFFF	'hFEFF
Temp_sensor0_reg	Toggled reset default value	'hFFFF	'hFFFC
Temp_sensor0_reg	Toggled reset default value	'hFFFF	'hFFFE
analog_test	reset default value	'hABCD	'hABCC
digital_test	Toggled reset default value	'hFFFF	'hFFFE
amp_gain	Toggled reset default value	'hFFFF	'hFFFE
digital_config	Toggled reset default value	'hFFFE	'h7FFe