

### **❖** Top module:

```
import alsu_test_pkg::*;
       import uvm_pkg::*;
       `include "uvm_macros.svh"
    v module top_tb();
            bit clk;
            initial begin
10
                 clk = 0;
11
12
                       #1 clk = ~clk;
13
15
16
            ALSU_if alsu_if(clk);
18
            ALSU DUT (
19
                  . A(alsu\_if.A), \ . B(alsu\_if.B), \ . cin(alsu\_if.cin), \ . serial\_in(alsu\_if.serial\_in), \\
                  .red_op_A(alsu_if.red_op_A), .red_op_B(alsu_if.red_op_B), .opcode(alsu_if.opcode),
.bypass_A(alsu_if.bypass_A), .bypass_B(alsu_if.bypass_B), .clk(clk), .rst(alsu_if.rst),
.direction(alsu_if.direction), .leds(alsu_if.leds), .out(alsu_if.out)
20
22
24
25
            bind ALSU ALSU_SVA alsuSVA(alsu_if.monitor);
26
            initial begin
28
                 uvm_config_db#(virtual ALSU_if)::set(null, "uvm_test_top", "ALSU_IF", alsu_if);
                  run_test("alsu_test");
29
30
       endmodule
```

# **❖** Interface:

```
interface ALSU_if(input bit clk);

parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
logic cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;

modport monitor (
   input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode,A,B,leds,out
   );
endinterface
```

#### **❖** Test:

```
package alsu_test_pkg;
     import uvm_pkg::*;
     import alsu_env_pkg::*;
     import config_obj_pkg::*;
     import alsu_sequence_pkg::*;
      `include "uvm_macros.svh"
     class alsu_test extends uvm_test;
           `uvm_component_utils(alsu_test)
           alsu_env env0;
           alsu_config alsu_config_obj_test;
           alsu_reset_sequence reset_seq;
           alsu_sequence_1 seq_1;
           alsu_sequence_2 seq_2;
           alsu_sequence_3 seq_3;
           alsu_sequence_4 seq_4;
           alsu_sequence_5 seq_5;
           function new(string name = "alsu_test",uvm_component parent = null);
                 super.new(name, parent);
           function void build_phase(uvm_phase phase);
                super.build_phase(phase);
                alsu_config_obj_test = alsu_config::type_id::create("alsu_config_obj_test");
                if(!uvm_config_db #(virtual ALSU_if)::get(this,"","ALSU_IF",alsu_config_obj_test.alsu_config_if))
   `uvm_fatal("build_phase","Test - unable to get the virtual interface")
uvm_config_db #(alsu_config)::set(this,"*","CFG", alsu_config_obj_test);
                env0 = alsu_env::type_id::create("env0",this);
                reset_seq = alsu_reset_sequence::type_id::create("reset_seq");
                seq_1 = alsu_sequence_1::type_id::create("seq1");
                seq_2 = alsu_sequence_2::type_id::create("seq2");
seq_3 = alsu_sequence_3::type_id::create("seq3");
                seq_4 = alsu_sequence_4::type_id::create("seq4");
seq_5 = alsu_sequence_5::type_id::create("seq5");
```

```
task run_phase(uvm_phase phase);
        super.run_phase(phase);
        phase.raise_objection(this);
            `uvm_info("run_phase","Reset Asserted",UVM_MEDIUM)
            reset_seq.start(env0.agt.sqr);
        //=======Sequence_1==
            `uvm_info("run_phase","Sequence-1 started",UVM_MEDIUM)
            seq_1.start(env0.agt.sqr);
                  =Sequence_2
            `uvm_info("run_phase","Sequence-2 started",UVM_MEDIUM)
            seq_2.start(env0.agt.sqr);
        //========Sequence_3=====
            `uvm_info("run_phase","Sequence-3 started",UVM_MEDIUM)
            seq_3.start(env0.agt.sqr);
            `uvm_info("run_phase", "Sequence-4 started", UVM_MEDIUM)
            seq_4.start(env0.agt.sqr);
            `uvm_info("run_phase","Sequence-5 started",UVM_MEDIUM)
            seq_5.start(env0.agt.sqr);
        phase.drop_objection(this);
endclass
```

### **❖** Sequences:

```
package alsu_sequence_pkg;
   import uvm_pkg::*;
   import alsu_seq_item_pkg::*;
   `include "uvm_macros.svh"
class alsu_reset_sequence extends uvm_sequence #(alsu_seq_item);
       `uvm_object_utils(alsu_reset_sequence)
       alsu_seq_item seq_item;
       function new(string name = "alsu_reset_sequence");
          super.new(name);
       endfunction
       task body;
          seq_item = alsu_seq_item::type_id::create("seq_item");
          start_item(seq_item);
          seq_item.rst = 1;
          seq_item.A = 1;
          seq_item.B = 1;
          seq_item.opcode = ADD;
          finish_item(seq_item);
   endclass
```

```
class alsu_sequence_2 extends uvm_sequence #(alsu_seq_item);
    `uvm_object_utils(alsu_sequence_2)
    alsu_seq_item seq_item;
    function new(string name = "alsu_sequence_2");
        super.new(name);
    task body;
        seq_item = alsu_seq_item::type_id::create("seq_item");
        seq_item.OpcodeSequence.constraint_mode(1);
seq_item.ALSUsignals.constraint_mode(0);
         seq_item.rst = 0;
         seq_item.bypass_A = 0;
         seq_item.bypass_B = 0;
        seq_item.red_op_A = 0;
seq_item.red_op_B = 0;
        repeat(100) begin
             start_item(seq_item);
                  assert (seq_item.randomize());
             finish_item(seq_item);
endclass
```

```
//=======sequence to hit BinsBitwiseCrossWalkingB bins=========
     class alsu_sequence_4 extends uvm_sequence #(alsu_seq_item);
          `uvm_object_utils(alsu_sequence_4)
         alsu_seq_item seq_item;
         function new(string name = "alsu_sequence_4");
             super.new(name);
             seq_item = alsu_seq_item::type_id::create("seq_item");
             seq_item.OpcodeSequence.constraint_mode(0);
             seq_item.ALSUsignals.constraint_mode(1);
             repeat(50) begin
                 start_item(seq_item);
                    assert (seq_item.randomize() with{
                        A_exp inside{WalkingOnesSequence};
                        B == B_{exp};
                        rst == 0;
                        opcode == opcode_exp;
                        red_op_B == 1;
                        red_op_A == 0;
                        opcode_exp dist {
                           OR := 50,
                            XOR := 50
                 finish_item(seq_item);
//===============sequence to hit Opcode transition bins==============
    class alsu_sequence_5 extends uvm_sequence #(alsu_seq_item);
         `uvm_object_utils(alsu_sequence_5)
        alsu_seq_item seq_item;
        opcode_e transitionPattern[6] = '{OR, XOR, ADD, MULT, SHIFT, ROTATE};
        function new(string name = "alsu_sequence_5");
             super.new(name);
        task body;
             seq_item = alsu_seq_item::type_id::create("seq_item");
             seq_item.OpcodeSequence.constraint_mode(0);
             seq_item.ALSUsignals.constraint_mode(0);
             foreach (transitionPattern[i]) begin
                 start_item(seq_item);
                     seq_item.rst = 0;
                     seq_item.red_op_A = 0;
                     seq_item.red_op_B = 0;
                     seq_item.bypass_A = 0;
                     seq_item.bypass_B = 0;
                     seq_item.opcode = transitionPattern[i];
                 finish_item(seq_item);
            end
    endclass
endpackage
```

### **❖** Sequence item:

```
v package alsu_seq_item_pkg;
       import uvm_pkg::*;
       `include "uvm_macros.svh"
       typedef enum bit [2:0] {
   OR = 3'b00,
   XOR = 3'b001,
           ADD = 3'b010,
           MULT = 3'b011,
SHIFT = 3'b100,
ROTATE = 3'b101,
           INVALID_6 = 3'b110,
INVALID_7 = 3'b111
       } opcode_e;
      class alsu_seq_item extends uvm_sequence_item;
            'uvm_object_utils(alsu_seq_item)
           rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
           bit clk;
           rand opcode_e opcode;
           randc opcode_e opcode_exp;
           rand opcode_e opcode_sequence [6];
           rand bit signed [2:0] A, B;
           randc bit[2:0] A_exp,B_exp;
           bit [2:0] WalkingOnesSequence[3] = '{3'b001,3'b010,3'b100};
           parameter MAXPOS = 3;
parameter MAXNEG = -4;
           function new(string name = "alsu_seq_item");
    super.new(name);
```

```
constraint ALSUsignals{
37
38
                       soft rst dist{
39
                           0 := 95, 1 := 5
40
                       };
                       if(opcode == (ADD||MULT)){
43
                           soft A dist{
44
                           0 := 30, 3 := 30, -4 := 30
45
                           soft B dist{
48
                           0 := 30, 3 := 30, -4 := 30
50
                       else if (opcode == (OR || XOR)){
52
                           A > 0;
53
                           B > 0;
54
55
56
                  soft opcode dist {
57
                       [OR:ROTATE] :/ 95,
58
                       [INVALID_6:INVALID_7] :/ 5
59
                  };
60
61
                  bypass_A dist{
                      0 := 90, 1 := 10
62
63
                  };
64
                  bypass_B dist{
65
                      0 := 90,1 := 10
66
                  };
```

```
if( opcode == (OR||XOR)){}
                      soft red_op_A dist{
                          0 := 50,1 := 50
                      };
                      soft red_op_B dist{
                         0 := 50,1 := 50
                      };
                  else {
                      soft red_op_A dist{
                         0 := 98,1 := 2
                      };
                      soft red_op_B dist{
                          0 := 98,1 := 2
                      };
             }
84
              constraint OpcodeSequence {
                  unique{opcode_sequence};
                  foreach (opcode_sequence[i]) opcode_sequence[i] inside {[OR:ROTATE]};
         endclass
     endpackage
```

### **Environment:**

```
package alsu_env_pkg;
    import uvm_pkg::*;
   import alsu_agent_pkg::*;
   import alsu_scoreboard_pkg::*;
    import alsu_coverage_collector_pkg::*;
    `include "uvm_macros.svh"
   class alsu_env extends uvm_env;
        `uvm_component_utils(alsu_env)
        alsu_agent agt;
        alsu_scoreboard sb;
        alsu_coverage_collector cov;
        function new(string name = "alsu_env",uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            agt = alsu_agent::type_id::create("agt",this);
            sb = alsu_scoreboard::type_id::create("sb",this);
            cov = alsu_coverage_collector::type_id::create("cov",this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            agt.agt_a_port.connect(sb.sb_a_export);
            agt.agt_a_port.connect(cov.cov_a_export);
        endfunction
   endclass
```

### **❖** Scoreboard:

```
class alsu_scoreboard extends uvm_scoreboard;
              'uvm_component_utils(alsu_scoreboard)
             uvm_analysis_export #(alsu_seq_item) sb_a_export;
             uvm_tlm_analysis_fifo #(alsu_seq_item) sb_fifo;
             alsu_seq_item sb_seq_item;
             function new(string name = "alsu_scoreboard", uvm_component parent = null);
                 super.new(name, parent);
             endfunction
18
             function void build_phase(uvm_phase phase);
                 super.build_phase(phase);
20
1
                 sb_a_export = new("sb_a_export", this);
                 sb_fifo = new("sb_fifo", this);
             endfunction
             function void connect_phase(uvm_phase phase);
26
                 super.connect_phase(phase);
                 sb_a_export.connect(sb_fifo.analysis_export);
             endfunction
30
             task run_phase(uvm_phase phase);
                 super.run_phase(phase);
                 forever begin
                     sb_fifo.get(sb_seq_item);
                 end
         endclass
```

### **\*** Coverage collector:

```
package alsu_coverage_collector_pkg;
import uvm_pkg::*;
import alsu_seq_item_pkg::*;
import alsu_seq_collector extends uvm_component;

ourn_component_utils(alsu_coverage_collector)

parameter MAXPOS = 3;
parameter MAXPOS = 3;
parameter MAXPOS = 4;
interpretation ourseq_item ourseq_item.pst)
interpretation ourseq_item.pst
interp
```

```
//5. OR/XOR and redA cross (A=> walking ones, B=> 0)

BinsBitwiseCrossWalkingA: cross ALU_cp, B_cp, A_WalkingOnes_cp iff(cov_seq_item.red_op_A){

ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);

ignore_bins BnotZero = !binsof(B_cp.B_data_0);

}

//6. OR/XOR and (!redA && redopB) cross (B=> walking ones, A=> 0)

BinsBitwiseCrossWalkingB: cross ALU_cp, A_cp, B_WalkingOnes_cp

iff((!cov_seq_item.red_op_A && cov_seq_item.red_op_B)){

ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);

ignore_bins BnotZero = !binsof(A_cp.A_data_0);

}

//7. reduction operation while opcode != OR/XOR

Bins_invalid_reduction: cross ALU_cp, red_op_A_cp,red_op_B_cp {

ignore_bins valid_A_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_A_cp.red_op_A_bins);

ignore_bins valid_B_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_B_cp.red_op_B_bins);

ignore_bins transition_cp = binsof(ALU_cp.Bins_trans) ;

endgroup

endgroup
```

```
function new(string name = "alsu_coverage_collector", uvm_component parent = null);
       super.new(name, parent);
       CovCode = new();
   function void build_phase(uvm_phase phase);
       super.build_phase(phase);
       cov_a_export = new("cov_a_export", this);
       cov_fifo = new("cov_fifo", this);
   function void connect_phase(uvm_phase phase);
       super.connect_phase(phase);
       cov_a_export.connect(cov_fifo.analysis_export);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
       forever begin
           cov_fifo.get(cov_seq_item);
           CovCode.sample();
endclass
```

## **❖** Agent:

```
class alsu_agent extends uvm_agent;
11
              `uvm_component_utils(alsu_agent)
12
13
              alsu_driver driver;
              alsu_sequencer sqr;
14
              alsu_monitor mon;
15
              alsu_config alsu_config_obj;
16
              uvm_analysis_port #(alsu_seq_item) agt_a_port;
17
18
              function new(string name = "alsu_agent", uvm_component parent = null);
19
                  super.new(name, parent);
20
21
22
23
              function void build_phase(uvm_phase phase);
                  super.build_phase(phase);
                  if(!uvm_config_db #(alsu_config)::get(this,"","CFG",alsu_config_obj))
                      `uvm_fatal("build_phase", "Agent - unable to get the virtual interface")
26
                  sqr = alsu_sequencer::type_id::create("sqr",this);
                  driver = alsu_driver::type_id::create("driver",this);
                  mon = alsu_monitor::type_id::create("mon",this);
30
                  agt_a_port = new("agt_a_port",this);
              function void connect_phase(uvm_phase phase);
                  driver.alsu_driver_vif = alsu_config_obj.alsu_config_if;
                  mon.alsu_monitor_vif = alsu_config_obj.alsu_config_if;
                  driver.seq_item_port.connect(sqr.seq_item_export);
                  mon.mon_a_port.connect(agt_a_port);
         endclass
```

## **❖** Sequencer:

## **❖** <u>Driver:</u>

```
class alsu_driver <mark>extends</mark> uvm_driver #(alsu_seq_item);
    `uvm_component_utils(alsu_driver)
    virtual ALSU_if alsu_driver_vif;
    alsu_seq_item stim_seq_item;
    function new(string name = "alsu_driver", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            stim_seq_item = alsu_seq_item::type_id::create("stim_seq_item");
            seq_item_port.get_next_item(stim_seq_item);
                alsu_driver_vif.rst = stim_seq_item.rst;
alsu_driver_vif.cin = stim_seq_item.cin;
                 alsu_driver_vif.red_op_A = stim_seq_item.red_op_A;
                 alsu_driver_vif.red_op_B = stim_seq_item.red_op_B;
                 alsu_driver_vif.bypass_A = stim_seq_item.bypass_A;
                 alsu_driver_vif.bypass_B = stim_seq_item.bypass_B;
                 alsu_driver_vif.direction = stim_seq_item.direction;
                alsu_driver_vif.serial_in = stim_seq_item.serial_in;
                 alsu_driver_vif.opcode = stim_seq_item.opcode;
                 alsu_driver_vif.A = stim_seq_item.A;
                 alsu_driver_vif.B = stim_seq_item.B;
                 @(negedge alsu_driver_vif.clk);
            seq_item_port.item_done();
endclass
```

#### **❖** Monitor:

```
class alsu_monitor extends uvm_monitor;
    `uvm_component_utils(alsu_monitor)
    virtual ALSU_if alsu_monitor_vif;
   alsu_seq_item rsp_seq_item;
    uvm_analysis_port #(alsu_seq_item) mon_a_port;
   function new(string name ="alsu_monitor", uvm_component parent = null);
       super.new(name, parent);
    function void build_phase(uvm_phase phase);
       super.build_phase(phase);
       mon_a_port = new("mon_a_port",this);
   task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
           rsp_seq_item = alsu_seq_item::type_id::create("rsp_seq_item");
            @(negedge alsu_monitor_vif.clk);
           rsp_seq_item.rst = alsu_monitor_vif.rst ;
           rsp_seq_item.cin = alsu_monitor_vif.cin ;
            rsp_seq_item.red_op_A = alsu_monitor_vif.red_op_A;
           rsp_seq_item.red_op_B = alsu_monitor_vif.red_op_B;
            rsp_seq_item.bypass_A = alsu_monitor_vif.bypass_A;
            rsp_seq_item.bypass_B = alsu_monitor_vif.bypass_B;
            rsp_seq_item.direction = alsu_monitor_vif.direction;
           rsp_seq_item.serial_in = alsu_monitor_vif.serial_in;
            rsp_seq_item.opcode = opcode_e'(alsu_monitor_vif.opcode);
            rsp_seq_item.A = alsu_monitor_vif.A;
            rsp_seq_item.B = alsu_monitor_vif.B;
            mon_a_port.write(rsp_seq_item); //broadcasts the DUT response
       end
endclass
```

### **❖** Assertions module:

```
module ALSU_SVA(ALSU_if IF);
   wire invalid,invalid_opcode,invalid_red_op;
   assign invalid_red_op = (IF.red_op_A | IF.red_op_B) & (IF.opcode[1] | IF.opcode[2]);
   assign invalid_opcode = IF.opcode[1] & IF.opcode[2];
   assign invalid = !IF.rst && (invalid_red_op | invalid_opcode);
   always_comb begin
       if(IF.rst) begin
           Reset: assert final ((IF.out === 'b0) && (IF.leds === 'b0))
           else $error("Assertion Reset failed!");
   sequence Shift_Left;
       (IF.opcode == 'b100) && IF.direction;
   endsequence
   sequence Shift_Right;
       (IF.opcode == 'b100) && !IF.direction;
   sequence Rotate_Left;
       (IF.opcode == 'b101) && IF.direction;
   sequence Rotate_Right;
       (IF.opcode == 'b101) && !IF.direction;
   endsequence
```

```
property Invalid_stimulus_leds_exp;
  @(posedge IF.clk) disable iff(IF.rst) (invalid) |=> ##1 IF.leds == ~$past(IF.leds,1);
endproperty
endproperty
property valid_stimulus;
  @(posedge IF.clk) !(invalid) |=> ##1 IF.leds == 0;
property bypass_A_feature;
   @(posedge IF.clk)
disable iff(IF.rst)
            IF.bypass_A |=> ##1 IF.out == $past(IF.A,2);
endproperty
property bypass_B_feature;
    @(posedge IF.clk)
disable iff(IF.rst || IF.bypass_A)
IF.bypass_B |=> ##1 IF.out == $past(IF.B,2);
property redOR_A_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
        IF.opcode =='b000 && IF.red_op_A |=> ##1 IF.out == |$past(IF.A,2);
property redXOR_A_feature;
    @(posedge IF.clk)
         disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
    IF.opcode =='b001 && IF.red_op_A |=> ##1 IF.out == ^$past(IF.A,2);
endproperty
```

```
property ADD_feature;
    @(posedge IF.clk)
| disable iff (IF.rst || IF.bypass_A || IF.bypass_B || invalid)
| disable iff (IF.rst || IF.bypass_A || IF.bypass_B || invalid)
           (IF.opcode == 'b010) |=> ##1 (IF.out == ($past(IF.A,2) + $past(IF.B,2) + $past(IF.cin,2)));
 property Multiply_feature;
    endproperty
 property Shift_Right_feature;
    @(posedge IF.clk)
disable iff(I
            able iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
Shift_Right |=> ##1 IF.out == {$past(IF.serial_in,2),$past(IF.out[5:1],2)};
 property Rotate_Left_feature;
    @(posedge IF.clk)
disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
Rotate_Left |=> ##1 IF.out == {$past(IF.out[4:0],2), $past(IF.out[5],2)};
 endproperty
 property Rotate_Right_feature;
    @(posedge IF.clk)
| disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
| Rotate_Right |=> ##1 IF.out == {\past(IF.out[0],2), \past(IF.out[5:1],2)};
 endproperty
invalid_stimulus_leds_exp: assert property (Invalid_stimulus_leds_exp)
   else $fatal("Assertion Invalid_stimulus_leds_exp failed!");
                        (Invalid_stimulus_leds_exp);
   invalid_stimulus_out_exp: assert property(Invalid_stimulus_out
    else $fatal("Assertion Invalid_stimulus_out_exp failed!");
                                                            y(Invalid_stimulus_out_exp)
                      y(Invalid_stimulus_out_exp);
   cover
   Valid_stimulus: assert property (valid_stimulus)
   else $fatal("Assertion valid_stimulus failed!");
                      y(valid_stimulus);
                                               rty (bypass_A_feature)
   Bypass_A_feature: assert p
        else $fatal("Assertion bypass_A_feature failed!");
                     ty(bypass_A_feature);
    Bypass_B_feature: assert pr
                                                 y (bypass_B_feature)
        else $fatal("Assertion bypass_B_feature failed!");
                        (bypass R feature)
```


```
RedOR_A_feature: assert property (redOR_A_feature)
              else $fatal("Assertion redOR_A_feature failed!");
L54
          cover property(redOR_A_feature);
155
          RedXOR_A_feature: assert property (redXOR_A_feature)
156
              else $fatal("Assertion redXOR_A_feature failed!");
157
                 roperty(redXOR_A_feature);
158
159
          RedOR_B_feature: assert property (redOR_B_feature)
L61
              else $fatal("Assertion redOR_B_feature failed!");
L62
          cover property(redOR_B_feature);
L63
          RedXOR_B_feature: assert property (redXOR_B_feature)
L64
L65
              else $fatal("Assertion redXOR_B_feature failed!");
          cover property(redXOR_B_feature);
L66
L67
          NormalOR_feature: assert property (normalOR_feature)
168
              else $fatal("Assertion normalOR_feature failed!");
L69
          cover property(normalOR_feature);
          NormalXOR_feature: assert property (normalXOR_feature)
              else $fatal("Assertion normalXOR_feature failed!");
          cover property(normalXOR_feature);
```

```
add_feature: assert property (ADD_feature)
             else $fatal("Assertion ADD_feature failed!");
78
         cover property(ADD_feature);
30
         multiply_feature: assert property (Multiply_feature)
31
             else $fatal("Assertion Multiply_feature failed!");
32
         cover property(Multiply_feature);
33
         shift_Left_feature: assert property (Shift_Left_feature)
34
35
         $display("Shift passed ,Time:%0t",$time);
36
              else $fatal("Assertion Shift_Left_feature failed!");
37
          shift_Right_feature: assert property (Shift_Right_feature)
38
39
         shift_Right_feature: assert property (Shift_Right_feature)
90
             else $fatal("Assertion Shift_Right_feature failed!");
         cover property(Shift_Right_feature);
         rotate_Left_feature: assert property (Rotate_Left_feature)
94
              else $fatal("Assertion Rotate_Left_feature failed!");
95
         cover property(Rotate_Left_feature);
96
7
         rotate_Right_feature: assert property (Rotate_Right_feature)
98
             else $fatal("Assertion Rotate_Right_feature failed!");
99
         cover property(Rotate_Right_feature);
90
     endmodule
```

#### **❖** Results:



### **❖** Functional coverage:



## **❖** Assertion coverage:

