

Digital Verification using SV and UVM Assignment-3

Name: Fares Khalaf Sultan

Q1) ALU:

❖ Package Code:

```
36 class Transaction;
37     rand opcode_e opcode;
38     opcode_e prev_opcode = ADD;
39     rand byte operand1;
40     rand byte operand2;
41
42     logic clk;
43
44     covergroup CovCode @(posedge clk);
45
46         opcode_cp: coverpoint opcode{
47             bins opcode_cp1 = {ADD,SUB};
48             bins opcode_cp2 = (ADD=>SUB);
49             illegal_bins opcode3 = {DIV};
50         }
51
52         operand1CP: coverpoint operand1{
53             bins operand1_cp1 = {-128};
54             bins operand1_cp2 = {127};
55             bins operand1_cp3 = {0};
56             bins others = default;
57         }
58     endgroup
59
```

```
60 constraint opcode_constraints{
61     opcode dist { // To avoid illegal bin (DIV)
62         DIV := 2,
63         [ADD:MULT] := 98
64     };
65
66     if(prev_opcode == ADD) { // to hit the the bin (opcode_cp2)
67         opcode dist {
68             SUB := 50,
69             (MULT || DIV || ADD) :=50
70         };
71     }
72 }
73
74 constraint operand1_constraints{
75     operand1 dist{
76         0 := 33,
77         -128 := 33,
78         127 := 34
79     };
80 }
81
```

```
82 function void post_randomize();
83     prev_opcode = opcode;
84 endfunction
85
86 function new();
87     CovCode = new();
88 endfunction
89
```

❖ testbench:

```
1  `include "../Lab1/package.sv"
2  import S3::*;
3  module alu_seq_tb ();
4
5      byte operand1, operand2;
6      logic clk, rst;
7      opcode_e opcode;
8      byte out, out_exp;
9      int Correct_Count, Error_Count;
10     alu_seq DUT (.*);
11     Transaction T1;
12
13     initial begin
14         clk = 0;
15         T1 = new();
16         forever begin
17             T1.clk = clk;
18             #1 clk = ~clk;
19         end
20     end
21
22     initial begin
23
24         Error_Count = 0; Correct_Count = 0;
25
26         assert_rst;
```

```
28     repeat (32) begin
29         assert(T1.randomize());
30         operand1 = T1.oprand1;
31         operand2 = T1.oprand2;
32         opcode = T1.opcode;
33         GoldenModel;|
34         check_result;
35     end
36     $display("Correct Count = %0d", Correct_Count);
37     $display("Error Count = %0d", Error_Count);
38     $stop;
39 end
40
41 task assert_rst();
42     operand1 = 'b1;
43     operand2 = 'b1;
44     opcode = ADD;
45     rst = 1;
46     @(negedge clk);
47     if(out == 0) begin
48         $display("Reset Passed.");
49         Correct_Count++;
50     end
51     else begin
52         $display("Reset Failed.");
53         Error_Count++;
54         $stop;
55     end
56     rst = 0;
57 endtask
58
```

```

59 task GoldenModel();
60 case(opcode)
61     ADD: out_exp = operand1 + operand2;
62     SUB: out_exp = operand1 - operand2;
63     MULT: out_exp = operand1 * operand2;
64 endcase
65 endtask
66
67 task check_result();
68 @(negedge clk);
69
70 if(out == out_exp) begin
71     Correct_Count++;
72 end
73 else if(opcode != DIV) begin
74     Error_Count++;
75     $display("Failed for opcode =%0b, op1 =%0d, op2 =%0d, out =%0d -> Expected:%0d",
76             opcode,operand1,operand2,out,out_exp);
77 end
78 endtask
79 endmodule

```

❖ Do file:

```

1 vlib work
2 vlog ./Lab1/package.sv
3 vlog ./Lab1/alu.sv ./Assignment/alu_tb.sv +cover -covercells
4 vsim -voptargs=+acc alu_seq_tb -cover
5 add wave *
6 coverage save alu_seq_tb.ucdb -onexit
7 run -all
8 coverage exclude -src ./Lab1/alu.sv -line 18 -code s
9

```


❖ Result:

```

Reset Passed.
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\S3::Transaction::CovCode .opcode_cp.opcode3' is 1.
Time: 11 ns Iteration: 0 Region: /S3::Transaction::CovCode#
Correct Count = 32
Error Count = 0

```

Waveform:



❖ Functional coverage:

Covergroups							
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Me
/S3/Transaction		100.00%					
TYPE CovCode		100.00%	100	100.00...	<div></div>	✓	
CVP CovCode::opcode_cp		100.00%	100	100.00...	<div></div>	✓	
CVP CovCode::operand1CP		100.00%	100	100.00...	<div></div>	✓	
INST \S3::Transaction::CovCode		100.00%	100	100.00...	<div></div>	✓	
CVP opcode_cp		100.00%	100	100.00...	<div></div>	✓	
CVP operand1CP		100.00%	100	100.00...	<div></div>	✓	

❖ Code coverage:

Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	6	6	0	100.00%

Excluded the default case for the opcode, because it is unreachable since all possible opcode values are handled in the case statement.

40	Statement Coverage:				
41	Enabled Coverage	Bins	Hits	Misses	Coverage
42	-----	----	----	-----	-----
43	Statements	6	6	0	100.00%
44					

82	Toggle Coverage:				
83	Enabled Coverage	Bins	Hits	Misses	Coverage
84	-----	----	----	-----	-----
85	Toggles	56	56	0	100.00%
86					
87					
88					

Q2) Counter:

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Counter1	when reset is asserted, Output should be low, and zero should be high	Directed at the start of the simulation, then randomized with constraint to be inactive 90% of time during the simulation	-	A checker in the testbench to make sure the output is correct
Counter2	When load_n is low, count_out should take the value of load_data input	Randomization with constraint on load_n to be high 70% of simulation time	Cover all values of load_data	Output Checked against golden model
Counter3	Counter should only increment or decrement if rst_n is inactive and, ce signal is high else keep the current count_out value.	Randomization with constraint on ce to be high 70% of simulation time	Cover all values of count_out & transition bin from max to zero	Output Checked against golden model
Counter4	If rst_n is disabled and ce is enable, if: up_down = 0 → decrement Up_down = 1 → increment	Randomization with constraint on up_down to be high 50% of simulation time	Bin for decrement & another for increment	Output Checked against golden model
Counter5	Check that when the bus count_out value equals the max possible value, max_count should be high	Randomized with no constraints	Bin for max_count	Output Checked against golden model

❖ Constraints class:

```
1  package A2;
5  class CounterConstraints;
3  //Counter
4
5  class CounterConstraints;
6
7  parameter WIDTH = `WIDTH;
8  rand bit rst_n;
9  rand bit load_n;
10 rand bit up_down;
11 rand bit ce;
12 rand bit [WIDTH-1:0] data_load;
13
14 function new();
15     $display("WIDTH = %0d",WIDTH);
16 endfunction
17
18
```

```
covergroup CovCode @(posedge clk);

    laod_data_cp: coverpoint data_load iff(rst_n && (!load_n)) ;
    count_outIncrement_cp: coverpoint count_out iff(rst_n && ce && up_down);

    count_outOverflow_cp: coverpoint count_out iff(rst_n && ce && up_down){
        bins OV = (MAX == 0);
    }

    count_outDecrement_cp: coverpoint count_out iff(rst_n && ce && !up_down);

    count_outUnderflow_cp: coverpoint count_out iff(rst_n && ce && !up_down){
        bins UV = (0 == MAX);
    }
endgroup
```

```
19         constraint CounterSignals{
20
21             rst_n dist {
22                 'b0 := 10,
23                 'b1 := 90
24             };
25             load_n dist {
26                 'b0 := 70,
27                 'b1 := 30
28             };
29             ce dist {
30                 'b0 := 70,
31                 'b1 := 30
32             };
33             up_down dist {
34                 'b0 := 50,
35                 'b1 := 50
36             };
37             data_load !=0;
38         }
39     endclass
40 endpackage
```

```
function new();
    CovCode = new();
endfunction
endclass
```


❖ Test bench:

```
36 module Q2();
37
38     CounterConstraints constraintVals = new;
39     parameter WIDTH = constraintVals.WIDTH;
40
41     bit clk, rst_n, load_n, up_down, ce;
42     bit [WIDTH-1:0] data_load;
43     logic [WIDTH-1:0] count_out;
44     logic max_count;
45     logic zero;
46     int Error_Count, Correct_Count;
47
48     counter#(.WIDTH(WIDTH)) DUT (.*) ;
49
50     //--clk generation
51     initial begin
52         clk = 0;
53         forever begin
54             #1 clk = !clk;
55         end
56     end
57
```

```
initial begin
    Error_Count = 0;
    Correct_Count = 0;

    //--Counter1
    load_n = 0;
    data_load = 'hf;
    assert_reset;

    //--Counter2,3,4,5,6
    repeat(1000) begin
        assert (constraintVals.randomize());
        rst_n = constraintVals.rst_n;
        load_n = constraintVals.load_n;
        ce = constraintVals.ce;
        up_down = constraintVals.up_down;
        data_load = constraintVals.data_load;

        check_result(rst_n, ce, load_n, up_down, data_load);
    end

    // directed test to complete functional coverage (load zero to the counter)
    rst_n = 1;
    constraintVals.rst_n = rst_n;
    load_n = 0;
    constraintVals.load_n = load_n;
    data_load = 0;
    constraintVals.data_load = data_load;
    check_result(rst_n, ce, load_n, up_down, data_load);

    $display("Correct Count: %0d", Correct_Count);
    $display("Error Count: %0d", Error_Count);
    $stop;
end
```

```

101 task GoldenModel(
102     input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load,
103     output zero,max_count,[WIDTH-1 : 0]count_out
104 );
105     if (rst_n == 0) begin
106         max_count = 0;
107         count_out = 'b0;
108     end
109
110     else if (load_n == 0) count_out = data_load;
111
112     else if (ce) begin
113         if(up_down == 1) count_out = count_out + 1;
114         else count_out = count_out - 1;
115     end
116
117     if (count_out == 0) zero = 1;
118     else zero = 0;
119
120     if (count_out == {WIDTH{1'b1}}) max_count = 1;
121     else max_count = 0;
122
123
124 endtask

```

```

86 task assert_reset ;
87     rst_n = 0;
88     @(negedge clk);
89     if ((count_out != 'b0)&&(zero != 1'b1))begin
90         $display("Reset failed");
91         Error_Count++;
92     end
93     else begin
94         $display("Reset Passed");
95         Correct_Count++;
96     end
97     rst_n = 1;
98     @(negedge clk);
99     endtask

```

```

126 task check_result (
127     input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load
128 );
129 logic zero_expected,max_count_expected;
130 logic [WIDTH-1:0] count_out_expected;
131
132 GoldenModel(
133     rst_n, ce,load_n,up_down,data_load,
134     zero_expected,max_count_expected,count_out_expected
135 );
136
137 @(negedge clk);
138
139 if((count_out == count_out_expected)&&(zero == zero_expected)&&(max_count == max_count_expected)) begin
140     Correct_Count++;
141 end
142
143 else begin
144     if (zero != zero_expected)
145         $display("Time: %0t, Failed for Zero flag",$time);
146
147     else if (max_count != max_count_expected)
148         $display("Time: %0t, Failed for max_count flag, count_out= %0h",$time,count_out);
149
150     else if (count_out != count_out_expected)
151         $display("Time: %0t, Failed for count_out, Expected: %0b, Result: %0b",$time, count_out_expected,count_out);
152
153     Error_Count++;
154     $stop;
155 end
156
157 endtask

```

❖ Do file:

```


≡ run.do
1  vlib work
2  vlog package.sv +define+WIDTH=4
3  vlog counter.v Assignment2.sv +cover -covercells
4  vsim -voptargs=+acc Q2 -cover
5  add wave *
6  coverage save counter_tb.ucdb -onexit -du counter
7  run -all
8
9

```

❖ Result:

```
# Reset Passed
# Correct Count: 1002
# Error Count: 0
# ** Note: $stop      : ./Assignment/counter_tb.sv(61)
```

Waveform:



Functional Coverage:

Covergroups						
Name	Class Type	Coverage	Goal	% of Goal	Status	Included
/Assignment3/CounterConstraints		100.00%				
TYPE CovCode		100.00%	100	100.00...		✓
CVP CovCode::load_data_cp		100.00%	100	100.00...		✓
CVP CovCode::count_outIncrement...		100.00%	100	100.00...		✓
CVP CovCode::count_outOverflow_...		100.00%	100	100.00...		✓
CVP CovCode::count_outDecrement...		100.00%	100	100.00...		✓
CVP CovCode::count_outUnderflow...		100.00%	100	100.00...		✓
INST VAssignment3::CounterConstr...		100.00%	100	100.00...		✓
CVP load_data_cp		100.00%	100	100.00...		✓
CVP count_outIncrement_cp		100.00%	100	100.00...		✓
CVP count_outOverflow_cp		100.00%	100	100.00...		✓
CVP count_outDecrement_cp		100.00%	100	100.00...		✓
CVP count_outUnderflow_cp		100.00%	100	100.00...		✓

❖ Code Coverage :

Coverage Report by instance with details

```
=====
=== Instance: /\Q2#DUT
=== Design Unit: work.counter
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                  10     10       0    100.00%
```

```
92 Statement Coverage:
93   Enabled Coverage          Bins    Hits    Misses  Coverage
94   -----
95   Statements                 7      7       0    100.00%
96
97 =====Statement Details=====
```

```
Toggle Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Toggles                   30     30       0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\Q2#DUT --

      Node    1H->0L    0L->1H  "Coverage"
      -----
          ce           1         1    100.00
          clk           1         1    100.00
    count_out[3-0]     1         1    100.00
    data_load[0-3]     1         1    100.00
          load_n       1         1    100.00
        max_count     1         1    100.00
          rst_n       1         1    100.00
         up_down     1         1    100.00
          zero        1         1    100.00

Total Node Count      =      15
Toggled Node Count    =      15
Untoggled Node Count  =       0

Toggle Coverage      =    100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%
```

Q3) ALSU

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU1	when reset is asserted, Outputs should be Low for at least one clk cycle.	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
ALSU2	In case opcode = ADD/MULT, & no invalid case, LEDs should = 0 & out should = A + B or A*B	Randomized under constraint of having A and B equals to(Max., Min., Zero) most of the time,	Bins_arith[] , Ensures the happeness of this opcode values.	Comparing results to a reference golden model
ALSU3	If opcode = OR/XOR and no invalid cases, if both red_op_A/B are low, out = A OR/XOR B , else if red_op_A is high, out = redOR/XOR A , else if red_op_A is low and red_op_b is high, out = redOR/XOR B	Randomized under constraint of having A/B having a high bit is reduction operation	Bins_bitwise[] , Ensures the happeness of this opcode values.	Comparing results to a reference golden model
ALSU4	verify Shift/ Rotate operations	Random during the simulation	Bins_shift[] , Ensures the happeness of this opcode values.	Comparing results to a reference golden model
ALSU5	Verifying correct behaviour if invalid operation happens, LEDs should blink and out should be low, if bypass → out = the bypassed signal with higher priority for A	Randomized under constraints of having less invalid operations, and low probability of having a bypass signal high	Bin_invalid[]	Comparing results to a reference golden model

❖ Package class:

```
61     typedef enum bit [2:0] {
62         OR = 3'b00,
63         XOR = 3'b001,
64         ADD = 3'b010,
65         MULT = 3'b011,
66         SHIFT = 3'b100,
67         ROTATE = 3'b101,
68         INVALID_6 = 3'b110,
69         INVALID_7 = 3'b111
70     } opcode_e;
71
72
73
74     class ALSUconstraints;
75     rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
76     bit clk;
77     rand opcode_e opcode;
78     rand opcode_e opcode_sequence [6];
79     rand bit signed [2:0] A, B;
80     parameter MAXPOS = 3 ;
81     parameter MAXNEG = -4;
82
83
```

```
86     //===== A coverage points =====
87     A_cp: coverpoint A iff(!rst){
88         bins A_data_0 = {0};
89         bins A_data_max = {MAXPOS};
90         bins A_data_min = {MAXNEG};
91         bins A_data_default = default;
92     }
93
94     A_WalkingOnes_cp: coverpoint A iff(!rst && red_op_A){
95         bins A_data_walkingones[] = {001, 010, 100};
96     }
97
98     //===== B coverage points =====
99
100     B_cp: coverpoint B iff(!(rst || bypass_A)){ /*
101         bins B_data_0 = {0};
102         bins B_data_max = {MAXPOS};
103         bins B_data_min = {MAXNEG};
104         bins B_data_default = default;
105     }
106
107     B_WalkingOnes_cp: coverpoint B iff(!(rst || bypass_A) && red_op_B && !red_op_A){
108         bins B_data_walkingones[] = {001, 010, 100};
109     }
110
```

```
111     //===== Opcode coverage points =====
112
113     ALU_cp: coverpoint opcode iff(!(rst || bypass_A || bypass_B)){
114
115         bins Bins_shift[] = {SHIFT, ROTATE};
116         bins Bins_arith[] = {ADD, MULT};
117         bins Bins_bitwise[] = {OR, XOR};
118         illegal_bins Bins_invalid = {INVALID_6, INVALID_7};
119         bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
120     }
121 endgroup
```

```

124     constraint ALSUSignals{
125
126         rst dist{
127             0 := 95, 1 := 5
128         };
129
130         if(opcode == (ADD||MULT)){
131             A dist{
132                 0 := 30, 3 := 30, -4:= 30
133             };
134
135             B dist{
136                 0 := 30, 3 := 30, -4:= 30
137             };
138         }
139         else if (opcode == (OR || XOR)){
140             A > 0;
141             B > 0;
142         }
143
144         opcode dist {
145             [OR:ROTATE] :/ 95,
146             [INVALID_6:INVALID_7] :/ 5
147         };
148

```

```

149         bypass_A dist{
150             0 := 90, 1 := 10
151         };
152         bypass_B dist{
153             0 := 90, 1 := 10
154         };
155
156         if( opcode == (OR||XOR)){
157             red_op_A dist{
158                 0 := 50, 1 := 50
159             };
160             red_op_B dist{
161                 0 := 50, 1 := 50
162             };
163         }
164         else {
165             red_op_A dist{
166                 0 := 98, 1 := 2
167             };
168             red_op_B dist{
169                 0 := 98, 1 := 2
170             };
171         }
172     }

```



```

174     constraint OpcodeSequence {
175         unique{opcode_sequence};
176         foreach (opcode_sequence[i]) opcode_sequence[i] inside {[OR:ROTATE]};
177     }
178
179     function new();
180         CovCode = new();
181     endfunction
182
183     function void display_sequence();
184         $display("opcode sequence: %0p",opcode_sequence);
185     endfunction
186
187 endclass
188
189 endpackage

```

❖ TestBench:

```

1  import Assignment3::*;
2
3  module ALSU_tb();
4
5      bit clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
6      opcode_e opcode;
7      bit signed [2:0] A, B;
8      logic [15:0] leds,leds_exp;
9      logic signed [5:0] out,out_exp;
10
11      bit cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12      opcode_e opcode_reg;
13      bit signed [2:0] A_reg, B_reg;
14      opcode_e transitionPattern[6];
15
16      int Error_Count,Correct_Count;
17
18      ALSUconstraints constraintVals = new;
19
20      ALSU DUT (.*);
21
22      //--clk generation
23      initial begin
24          clk = 0;
25          forever begin
26              constraintVals.clk = clk;
27              #1 clk = !clk;
28          end
29      end

```

```

31      always @(negedge rst or negedge bypass_A or negedge bypass_B ) begin
32
33          if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.start();
34          else constraintVals.CovCode.stop();
35      end
36
37      always @(posedge rst or posedge bypass_A or posedge bypass_B ) begin
38          constraintVals.CovCode.stop();
39      end
40
41      always @(posedge clk) begin
42          if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.sample();
43      end
44
45      initial begin
46          Error_Count = 0;
47          Correct_Count = 0;
48
49      //--ALSU1
50      assert_reset;

```

```

54 //===== LOOP1: opcode sequence constraint disabled, all others enabled =====
55
56     constraintVals.OpcodeSequence.constraint_mode(0);
57     constraintVals.ALSUsignals.constraint_mode(1);
58
59     repeat(2000) begin
60         assert (constraintVals.randomize());
61         rst = constraintVals.rst;
62         cin = constraintVals.cin;
63         red_op_A = constraintVals.red_op_A;
64         red_op_B = constraintVals.red_op_B;
65         bypass_A = constraintVals.bypass_A;
66         bypass_B = constraintVals.bypass_B;
67         direction = constraintVals.direction;
68         serial_in = constraintVals.serial_in;
69         opcode = constraintVals.opcode;
70         A = constraintVals.A;
71         B = constraintVals.B;
72
73         if (rst) check_reset;
74         else begin
75             check_result();
76         end
77     end
78     red_op_A = 1;
79     red_op_B = 1;
80     check_result();
81

```

```

82 // directed case to complete code coverage
83     bypass_A = 1;
84     bypass_B = 1;
85     check_result();
86
87 //===== LOOP2: opcode sequence constraint Enabled, all others Disabled =====
88
89
90     constraintVals.OpcodeSequence.constraint_mode(1);
91     constraintVals.ALSUsignals.constraint_mode(0);
92     rst = 0;
93     red_op_A = 0;
94     red_op_B = 0;
95     bypass_A = 0;
96     bypass_B = 0;
97
98     repeat (100) begin
99         assert (constraintVals.randomize());
100         cin = constraintVals.cin;
101         direction = constraintVals.direction;
102         serial_in = constraintVals.serial_in;
103         A = constraintVals.A;
104         B = constraintVals.B;
105
106         foreach (constraintVals.opcode_sequence[i]) begin
107             opcode = constraintVals.opcode_sequence[i];
108
109             check_result();
110         end
111     end

```

```

113 //===== Directed Test case to complete functional coverage(opcode transition)
114 transitionPattern = '{OR, XOR, ADD, MULT, SHIFT, ROTATE}';
115
116     foreach (transitionPattern[i]) begin
117         opcode = transitionPattern[i];
118         constraintVals.opcode = opcode;
119         check_result();
120     end
121
122     $display("Correct Count: %0d",Correct_Count);
123     $display("Error Count: %0d", Error_Count);
124     $stop;
125
126 end
127

```

```

240 task assert_reset();
241
242     rst = 1;
243     check_reset();
244 endtask
245
246 task check_reset();
247     @(negedge clk);
248     if (out == 0 && leds == 0) begin
249         @(negedge clk);
250         if(out == 0 && leds == 0) begin
251             Correct_Count++;
252             $display("Reset passed");
253         end
254         else begin
255             Error_Count++;
256             $display("Reset failed");
257             $stop;
258         end
259     end
260     else begin
261         Error_Count++;
262         $display("Reset failed");
263         $stop;
264     end
265     reset_internals();
266 endtask
267

```

```

268 task GoldenModel();
269
270     bit valid;
271     if (rst) begin
272         reset_internals();
273         out_exp = 'b0;
274         leds_exp = 'b0;
275     end
276
277     else begin
278         check_validity(red_op_A_reg, red_op_B_reg, opcode_reg, valid);
279
280         // leds expected behavior
281         if (!valid) begin
282             leds_exp = ~leds;
283         end
284         else begin
285             leds_exp = 'b0;
286         end
287
288         // out expected behavior
289         if (bypass_A_reg) begin
290             out_exp = A_reg;
291         end
292         else if (bypass_B_reg) begin
293             out_exp = B_reg;
294         end
295
296         else if (!valid) begin
297             out_exp = 'b0;
298         end
299

```

```

300     else begin
301         case (opcode_reg)
302             OR: begin
303                 if (red_op_A_reg) begin
304                     out_exp = |A_reg;
305                 end else if (!red_op_A_reg && red_op_B_reg) begin
306                     out_exp = |B_reg;
307                 end else begin
308                     out_exp = A_reg | B_reg;
309                 end
310             end
311
312             XOR: begin
313                 if (red_op_A_reg) begin
314                     out_exp = ^A_reg;
315                 end else if (!red_op_A_reg && red_op_B_reg) begin
316                     out_exp = ^B_reg;
317                 end else begin
318                     out_exp = A_reg ^ B_reg;
319                 end
320             end
321
322             ADD: begin
323                 out_exp = A_reg+B_reg+cin_reg;
324             end
325
326             MULT: begin
327                 out_exp = A_reg*B_reg;
328             end
329
330             SHIFT: begin
331                 if (direction_reg) out_exp = {out_exp[4:0], serial_in_reg};
332                 else if (!direction_reg) out_exp = {serial_in_reg, out_exp[5:1]};
333             end
334
335             ROTATE: begin
336                 if (direction_reg) out_exp = {out_exp[4:0], out_exp[5]};
337                 else if (!direction_reg) out_exp = {out_exp[0], out_exp[5:1]};
338             end
339             default: begin
340                 out_exp = 'b0;
341             end
342         endcase
343     end
344 end
345     update_internals();
346 endtask

```

```

348     task reset_internals();
349         cin_reg = 'b0;
350         red_op_A_reg = 'b0;
351         red_op_B_reg = 'b0;
352         bypass_A_reg = 'b0;
353         bypass_B_reg = 'b0;
354         direction_reg = 'b0;
355         serial_in_reg = 'b0;
356         opcode_reg = 0R;
357         A_reg = 'b0;
358         B_reg = 'b0;
359     endtask
360
361     task update_internals();
362         cin_reg = cin;
363         red_op_A_reg = red_op_A;
364         red_op_B_reg = red_op_B;
365         bypass_A_reg = bypass_A;
366         bypass_B_reg = bypass_B;
367         direction_reg = direction;
368         serial_in_reg = serial_in;
369         opcode_reg = opcode;
370         A_reg = A;
371         B_reg = B;
372     endtask

```

```

374     task check_validity(
375         input red_op_A, red_op_B, opcode_e opcode,
376         output isValid
377     );
378         case (opcode)
379             INVALID_6, INVALID_7 : isValid = 0;
380
381             ADD, MULT, SHIFT, ROTATE: begin
382                 if( red_op_A || red_op_B) isValid = 0;
383                 else isValid = 1;
384             end
385
386             default: isValid = 1;
387         endcase
388
389     endtask
390
391     task check_result (
392         input rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in,
393         signed [2:0] A, B, opcode_e opcode
394     );
395         GoldenModel();
396
397         @(negedge clk);
398         if((out == out_exp) && (leds == leds_exp)) begin
399             Correct_Count++;
400         end
401
402         else begin
403             if (out != out_exp)
404                 $display("Time: %0t, Failed, out = %0h, Exected: %0h", $time, out, out_exp);
405
406             else if (leds != leds_exp)
407                 $display("Time: %0t, Failed, leds = %0h, Expected: %0h", $time, leds, leds_exp);
408
409             Error_Count++;
410             $stop;
411         end
412     endtask
413
414 endmodule

```

❖ Do file:

```
runQ3.do
1  vlib work
2  vlog package.sv
3  vlog ALSU.v Assignment2.sv +cover -covercells
4  vsim -voptargs=+acc Q3 -cover
5  add wave *
6  coverage save ALSU_tb.ucdb -onexit -du ALSU
7  run -all
8  coverage exclude -src ALSU.v -allfalse -line 76 -code b
9  quit -sim
10 vcover report ALSU_tb.ucdb -details -annotate -all -output coverage_rpt.txt
11
12
```


❖ Bugs found:

Bug Description	Wrong code	Correction
Internal wire (cin_reg) was defined to be signed, which causes sign extension in the addition processes.	<pre>reg signed [1:0] cin_reg;</pre>	Cin_reg should be unsigned , and no need to have a width more than one bit
The case statement should use the value of opcode_reg	<pre>case (opcode)</pre>	Opcode → opcode_reg
Missing FULL_ADDER parameter check when opcode = add, hence, cin wasn't taken into consideration	<pre>out <= A_reg + B_reg;</pre>	<pre>3'h2:begin if(FULL_ADDER == "ON") out <= A_reg + B_reg + cin_reg; else out <= A_reg + B_reg; end // no full adder?</pre>













❖ Results:

```
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Reset passed
# Correct Count: 2003
# Error Count: 0
# ** Note: $stop      : Assignment2.sv(236)
#   Time: 4182 ns   Iteration: 1   Instance: /Q3
```

Waveform:



❖ Functional Coverage Report:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/Assignment3/ALS...		100.00%							
TYPE CovCod...		100.00%	100	100.00...		✓	auto(0)		
CVP CovCo...		100.00%	100	100.00...		✓			
CVP CovCo...		100.00%	100	100.00...		✓			
CVP CovCo...		100.00%	100	100.00...		✓			
CVP CovCo...		100.00%	100	100.00...		✓			
CVP CovCo...		100.00%	100	100.00...		✓			
INST VAss...		100.00%	100	100.00...		✓			0
CVP A_...		100.00%	100	100.00...		✓			
CVP A_...		100.00%	100	100.00...		✓			
CVP B_...		100.00%	100	100.00...		✓			
CVP B_...		100.00%	100	100.00...		✓			
CVP AL...		100.00%	100	100.00...		✓			

❖ Coverage Report:

```

1 Coverage Report by instance with details
2
3 =====
4 === Instance: /\Q3#DUT
5 === Design Unit: work.ALSU
6 =====
7 Branch Coverage:
8   Enabled Coverage          Bins      Hits      Misses  Coverage
9   -----
10  Branches                  31       31         0    100.00%
11
12 =====Branch Details=====

```

- Excluded **all False case** in the case statement, since invalid opcodes are handled by the flag (`invalid_opcode`)

```

Condition Coverage:
  Enabled Coverage          Bins    Covered    Misses  Coverage
  -----
  Conditions                6       6         0    100.00%

```



```
Expression Coverage:
  Enabled Coverage
  -----
  Expressions      Bins   Covered   Misses   Coverage
                   ----   -
                   8      8         0    100.00%
```

```
Toggle Coverage:
  Enabled Coverage
  -----
  Toggles          Bins   Hits   Misses   Coverage
                   ----   -
                   118   118     0    100.00%
```

```
Statement Coverage:
  Enabled Coverage
  -----
  Statements        Bins   Hits   Misses   Coverage
                   ----   -
                   48    48         0    100.00%
```

```
Total Coverage By Instance (filtered view): 100.00%
```

Q4) RAM

❖ Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RAM1	Check write functionality by generating 100 random values to be written on 100 different memory locations.	Random during the simulation	-	Comparing results to a reference golden model
RAM2	Check read functionality by reading the random 100 test vectors written and compare them to the expected values.	Random during the simulation	-	Comparing results to a reference golden model

❖ TestBench:

```
3   typedef logic [8:0] word_t;
4
5   module RAM_tb();
6
7       localparam TESTS = 100 ;
8
9       int address_array[];
10      logic[7:0] data_to_write_array[];
11      word_t data_read_expect_assoc[int];
12      word_t data_read_queue[$];
13
14      bit clk,write,read;
15      bit[7:0] data_in;
16      bit[15:0] address;
17      word_t data_out;
18      int correct_count, error_count;
19
20      my_mem DUT (.*);
21
22      initial begin
23          clk = 0;
24          forever begin
25              #1 clk = ~clk;
26          end
27      end
28
```

```
29  //===== Stimulus Generation =====
30      initial begin
31          correct_count = 0; error_count = 0;
32          address_array = new[TESTS];
33          data_to_write_array = new[TESTS];
34          stimulus_gen();
35          golden_model();
36
37          // store test vectors in the memory (write operation)
38          write = 1;
39          for (int i = 0; i<TESTS ;i++ ) begin
40              address = address_array[i];
41              data_in = data_to_write_array[i];
42              @(negedge clk);
43          end
44
45          // read test vectors from the memory (read operation)
46          write = 0;
47          read = 1;
48          for (int i=0; i<TESTS; i++) begin
49              address = address_array[i];
50              check9bits(i);
51          end
52          ReportResults();
53      end

```

```
//===== Tasks =====

task stimulus_gen();

    for (int i = 0; i<TESTS ;i++) begin
        address_array[i] = $urandom_range(63999,0);
        data_to_write_array[i] = $random();
    end
endtask

task golden_model();

    for (int i = 0; i<TESTS ;i++) begin
        data_read_expect_assoc[address_array[i]] = {
            ~^(data_to_write_array[i]),data_to_write_array[i]};
    end
endtask
```

```
75  task check9bits(int i);
76
77      @(negedge clk);
78      if (data_out == data_read_expect_assoc[address_array[i]]) begin
79          correct_count++;
80          data_read_queue.push_back(data_out);
81      end
82      else begin
83          error_count++;
84          $display("Error at time =%0t: data_out = %0h, Expected: &0h",
85                  data_out,data_read_expect_assoc[address_array[i]]);
86          $stop;
87      end
88  endtask
```

```
90  task ReportResults();
91      automatic int j =0;
92      $display("=====Write Test=====");
93      foreach (address_array[i]) begin
94          $display("Address: 0x%0h -> Data: %0b",address_array[i],data_to_write_array[i]);
95      end
96
97      $display("=====Read Test=====");
98
99      while (data_read_queue.size() != 0) begin
100          $display("Address: 0x%0h -> Data: %0b",address_array[j++],
101                  data_read_queue.pop_front());
102      end
103      $display("Error count = %0d",error_count);
104      $display("Correct count = %0d",correct_count);
105      $stop;
106  endtask
107 endmodule
```

❖ Fixed Design:

```
1  module my_mem(  
2      input clk,  
3      input write,  
4      input read,  
5      input [7:0] data_in,  
6      input [15:0] address,  
7      output reg [8:0] data_out    // was [7:0] parity bit always ignored  
8  );  
9  
10     // Declare a 9-bit associative array using the logic data type & the key of int datatype  
11     logic [8:0] mem_array [int];  
12  
13     always @(posedge clk) begin  
14         if (write)  
15             mem_array[address] = {~^data_in, data_in};  
16         else if (read)  
17             data_out = mem_array[address];  
18         end  
19  
20 endmodule
```

❖ Do file:

```
≡ runQ4.do  
1  vlib work  
2  vlog ./Assignment/RAM.sv ./Assignment/RAM_tb.sv +cover -covercells  
3  vsim -voptargs=+acc RAM_tb -cover  
4  add wave *  
5  coverage save RAM_tb.ucdb -onexit -du my_mem  
6  run -all  
7
```

❖ Results:

```
# =====Write Test=====
# Address: 0xbfe7 -> Data: 100100
# Address: 0x227c -> Data: 10000001
# Address: 0x999c -> Data: 1001
# Address: 0xcabc -> Data: 1100011
# Address: 0x5de8 -> Data: 1101
# Address: 0x11a7 -> Data: 10001101
# Address: 0x8b16 -> Data: 1100101
# Address: 0x77c4 -> Data: 10010
# Address: 0x3d00 -> Data: 1
# Address: 0xb359 -> Data: 1101
# Address: 0x57f8 -> Data: 1110110
# Address: 0x1ffb -> Data: 111101
# Address: 0xe911 -> Data: 11101101
# Address: 0xd6a2 -> Data: 10001100
# Address: 0x3dfc -> Data: 11111001
# Address: 0x20a5 -> Data: 11000110
# Address: 0x48de -> Data: 11000101
# Address: 0x6196 -> Data: 10101010
# Address: 0x5e90 -> Data: 11100101
# Address: 0xc717 -> Data: 1110111
# Address: 0xedde -> Data: 10010
# Address: 0x4883 -> Data: 10001111
# Address: 0xd586 -> Data: 11110010
# Address: 0xf814 -> Data: 11001110
```

```
# =====Read Test=====
# Address: 0xbfe7 -> Data: 100100100
# Address: 0x227c -> Data: 110000001
# Address: 0x999c -> Data: 100001001
# Address: 0xcabc -> Data: 101100011
# Address: 0x5de8 -> Data: 1101
# Address: 0x11a7 -> Data: 110001101
# Address: 0x8b16 -> Data: 101100101
# Address: 0x77c4 -> Data: 100010010
# Address: 0x3d00 -> Data: 1
# Address: 0xb359 -> Data: 1101
# Address: 0x57f8 -> Data: 1110110
# Address: 0x1ffb -> Data: 111101
# Address: 0xe911 -> Data: 111101101
# Address: 0xd6a2 -> Data: 10001100
# Address: 0x3dfc -> Data: 111111001
# Address: 0x20a5 -> Data: 111000110
# Address: 0x48de -> Data: 111000101
# Address: 0x6196 -> Data: 110101010
# Address: 0x5e90 -> Data: 11100101
# Address: 0xc717 -> Data: 101110111
# Address: 0xedde -> Data: 100010010
# Address: 0x4883 -> Data: 10001111
# Address: 0xd586 -> Data: 11110010
# Address: 0xf814 -> Data: 11001110
```

Waveform:

