

Q1) ALU:

❖ Package Code:

```
class Transaction;
   rand opcode_e opcode;
   opcode_e prev_opcode = ADD;
   rand byte oprand1;
   rand byte oprand2;
   logic clk;
   covergroup CovCode @(posedge clk);
       opcode_cp: coverpoint opcode{
            bins opcode_cp1 = {ADD,SUB};
            bins opcode_cp2 = (ADD=>SUB);
            illegal_bins opcode3 = {DIV};
        oprand1CP: coverpoint oprand1{
            bins operand1_cp1 = \{-128\};
            bins operand1_cp2 = \{127\};
            bins operand1_cp3 = \{0\};
            bins others = default;
    endgroup
```

```
function void post_randomize();
prev_opcode = opcode;
endfunction

function new();
CovCode = new();
endfunction
```

* testbench:

```
`include "../Lab1/package.sv"
import S3::*;
module alu_seq_tb ();
    byte operand1, operand2;
   logic clk, rst;
    opcode_e opcode;
    byte out, out_exp;
    int Correct_Count, Error_Count;
    alu_seq DUT (.*);
   Transaction T1;
    initial begin
        clk = 0;
        T1 = new();
        forever begin
            T1.clk = clk;
            #1 clk = ~clk;
  end
   initial begin
        Error_Count = 0; Correct_Count = 0;
        assert_rst;
```


```
repeat (32) begin
28 🗸
                     assert(T1.randomize());
                          operand1 = T1.oprand1;
                          operand2 = T1.oprand2;
                          opcode = T1.opcode;
                          GoldenModel;
                          check_result;
                end
                $display("Correct Count = %0d", Correct_Count);
$display("Error Count = %0d", Error_Count);
                $stop;
          task assert_rst();
                operand1 = 'b1;
operand2 = 'b1;
43
                opcode = ADD;
                rst = 1;
                @(negedge clk);
                if(out == 0) begin
                     $display("Reset Passed.");
                     Correct_Count++;
51
                else begin
                     $display("Reset Failed.");
                     Error_Count++;
54
                     $stop;
55
56
                rst = 0;
57
           endtask
```

❖ Do file:


```
vlib work
vlog ./Lab1/package.sv
vlog ./Lab1/alu.sv ./Assignment/alu_tb.sv +cover -covercells
vsim -voptargs=+acc alu_seq_tb -cover
add wave *
coverage save alu_seq_tb.ucdb -onexit
run -all
coverage exclude -src ./Lab1/alu.sv -line 18 -code s
```

❖ Result:


Waveform:



Functional coverage:



❖ Code coverage:



Excluded the default case for the opcode, because it is unreachable since all possible opcode values are handled in the case statement.

Q2) Counter:

❖ <u>Verification Plan:</u>

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Counter1	when reset is asserted, Output should be low, and zero should be high	Directed at the start of the simulation, then randomized with constraint to be inactive 90% of time during the simulation	-	A checker in the testbench to make sure the output is correct
Counter2	When load_n is low, count_out should take the value of load_data input	Randomization with constraint on load_n to be high 70% of simulation time	Cover all values of load_data	Output Checked against golden model
Counter3	Counter should only increment or decrement if rst_n is inactive and, ce signal is high else keep the current count_out value.	Randomization with constraint on ce to be high 70% of simulation time	Cover all values of count_out& transition bin from max to zero	Output Checked against golden model
Counter4	If rst_n is disabled and ce is enabeled, if: up_down = o → decrement Up_down = 1 → increment	Randomization with constraint on up_down to be high 50% of simulation time	Bin for decrement & another for increment	Output Checked against golden model
Counter5	Check that when the bus count_out value equals the max possible value, max_count should be high	Randomized with no constraints	Bin for max_count	Output Checked against golden model

❖ Constraints class:

```
package A2;
     class CounterConstraints;
     //Counter
     class CounterConstraints;
     parameter WIDTH = `WIDTH;
     rand bit rst_n;
     rand bit load_n;
10
     rand bit up_down;
     rand bit ce;
11
12
     rand bit [WIDTH-1:0] data_load;
13
     function new();
14
          $display("WIDTH = %0d", WIDTH);
15
      endfunction
16
17
18
```

```
covergroup CovCode @(posedge clk);

laod_data_cp: coverpoint data_load iff(rst_n && (!load_n));
count_outIncrement_cp: coverpoint count_out iff(rst_n && ce && up_down);

count_outOverflow_cp: coverpoint count_out iff(rst_n && ce && up_down){
    bins OV = (MAX => 0);
}

count_outDecrement_cp: coverpoint count_out iff(rst_n && ce && !up_down);

count_outUnderflow_cp: coverpoint count_out iff(rst_n && ce && !up_down){
    bins UV = (0 => MAX);
}
endgroup
```

```
constraint CounterSignals{
19
20
21
              rst_n dist {
22
                   'b0 := 10,
23
                   'b1 := 90
24
               };
              load_n dist {
25
26
                   'b0 := 70,
27
                   'b1 := 30
28
               };
29
               ce dist {
30
                   'b0 := 70,
31
                   'b1 := 30
32
               };
33
               up_down dist {
34
                   'b0 := 50,
35
                   'b1 := 50
36
               };
37
              data_load !=0;
38
39
          endclass
      endpackage
```

❖ Test bench:

```
module Q2();
         CounterConstraints constraintVals = new;
         parameter WIDTH = constraintVals.WIDTH;
         bit clk, rst_n, load_n, up_down, ce;
         bit [WIDTH-1:0] data_load;
         logic [WIDTH-1:0] count_out;
         logic max_count;
         logic zero;
         int Error_Count, Correct_Count;
         counter#(.WIDTH(WIDTH)) DUT (.*);
     //---clk generation
         initial begin
              clk = 0;
              forever begin
54
                  #1 clk = !clk;
              end
         end
```

```
initial begin
    Error_Count = 0;
    Correct_Count = 0;
//--Counter1
    load_n = 0;
   data_load = 'hf;
   assert_reset;
    repeat(1000) begin
        assert (constraintVals.randomize());
        rst_n = constraintVals.rst_n;
       load_n = constraintVals.load_n;
       ce = constraintVals.ce;
        up_down = constraintVals.up_down;
        data_load = constraintVals.data_load;
        check_result(rst_n, ce,load_n,up_down,data_load);
        rst_n = 1;
        constraintVals.rst_n = rst_n;
       load_n = 0;
       constraintVals.load_n = load_n;
        data_load = 0;
        constraintVals.data_load = data_load;
       check_result(rst_n, ce,load_n,up_down,data_load);
    $display("Correct Count: %0d",Correct_Count);
    $display("Error Count: %0d", Error_Count);
    $stop;
```

```
task GoldenModel(
               input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load,
               output zero,max_count,[WIDTH-1 : 0]count_out
               if (rst_n == 0) begin
                  max_count = 0;
                   count_out = 'b0;
               else if (load_n == 0) count_out = data_load;
110
111
               else if (ce) begin
112
                   if(up_down == 1) count_out = count_out + 1;
113
114
                   else count_out = count_out - 1;
115
116
               if (count_out == 0) zero = 1;
117
118
               else zero = 0;
120
               if (count_out == {WIDTH{1'b1}}) max_count = 1;
121
               else max_count = 0;
123
124
          endtask
```

```
86
          task assert_reset ;
87
          rst_n = 0;
88
          @(negedge clk);
          if ((count_out != 'b0)&&(zero != 1'b1))begin
89
              $display("Reset failed");
90
91
              Error_Count++;
92
93
          else begin
94
              $display("Reset Passed");
95
              Correct_Count++;
96
          end
97
          rst_n = 1;
98
          @(negedge clk);
99
          endtask
```


```
task check_result (
               input rst_n, ce,load_n,up_down,[WIDTH-1:0] data_load
 logic zero_expected,max_count_expected;
logic [WIDTH-1:0] count_out_expected;
GoldenModel(
               rst_n, ce,load_n,up_down,data_load,
                {\tt zero\_expected,max\_count\_expected,count\_out\_expected}
@(negedge clk);
 if((count\_out == count\_out\_expected) \&\&(zero == zero\_expected) \&\&(max\_count == max\_count\_expected)) \ begin to be a substitute of the count\_out\_expected) and the count\_out\_expected) are count\_out\_expected) and count\_out\_expected) are count\_out\_expected) and count\_out\_expected) are count\_out\_expected) and count\_out\_expected) are count\_out
               Correct_Count++;
               if (zero != zero_expected)
                              $display("Time: %0t, Failed for Zero flag",$time);
               else if (max_count != max_count_expected)
                              $display("Time: %0t, Failed for max_count flag, count_out= %0h",$time,count_out);
               else if (count_out != count_out_expected)
                               $display("Time: %0t, Failed for count_out, Expected: %0b, Result: %0b",$time, count_out_expected,count_out);
               Error_Count++;
               $stop;
```

❖ Do file:


❖ Result:

```
# Reset Passed
# Correct Count: 1002
# Error Count: 0
# ** Note: $stop : ./Assignment/counter_tb.sv(61)
```

Waveform:



Functional Coverage:



❖ Code Coverage :

92	Statement Coverage:						
93	Enabled Coverage	Bins	Hits	Misses	Coverage		
94							
95	Statements	7	7	0	100.00%		
96							
97	======================================						

Toggle Coverage: Enabled Coverage	Bins Hits	Misses Cove	rage			
Toggles	30 30	0 100	 .00%			
	=====Toggle Details=====		=======			
Toggle Coverage for instanc	e /\Q2#DUT					
	Node	1H->0L	0L->1H	"Coverage"		
	ce	1	1	100.00		
	clk	1	1	100.00		
	count_out[3-0]		1	100.00		
	data_load[0-3]			100.00		
	load_n			100.00		
	max_count			100.00		
	-	1		100.00		
	up_down			100.00		
	zero	1	1	100.00		
Total Node Count = Toggled Node Count =						
Untoggled Node Count =	0					
Toggle Coverage =	100.00% (30 of 30 bins)					
Total Coverage By Instance (filtered view): 100.00%						

Q3) ALSU

❖ <u>Verification Plan:</u>

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU1	when reset is asserted, Outputs should be Low for at least one clk cycle.	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
ALSU2	In case opcode = ADD/MULT, & no invalid case, LEDs should = 0 &out should = A + B or A*B	Randomized under constraint of having A and B equals to(Max., Min., Zero) most of the time,	Bins_arith[], Ensures the happeness of this opcode values.	Comparing results to a refrence golden model
ALSU3	If opcode = OR/XOR and no invalid cases, if both red_op_A/B are low, out = A OR/XOR B, else if red_op_A is high, out = redOR/XOR A, else if red_op_A is low and red_op_b is high, out = redOR/XOR B	Randomized under constraint of having A/B having a high bit is reduction operation	Bins_bitwise[], Ensures the happeness of this opcode values.	Comparing results to a refrence golden model
ALSU4	verify Shift/ Rotate operations	Random during the simulation	Bins_shift[], Ensures the happeness of this opcode values.	Comparing results to a refrence golden model
ALSU5	Verifying correct behaviour if invalid operation happens, LEDs should blink and out should be low, if bypass → out = the bypassed signal with higher priority for A	Randomized under constraints of having less invalid operations, and low probabity of having a bypass signal high	Bin_invalid[]	Comparing results to a refrence golden model

❖ Package class:

```
typedef enum bit [2:0]
      OR = 3'b00,
      XOR = 3'b001,
      ADD = 3'b010,
      MULT = 3'b011,
      SHIFT = 3'b100,
      ROTATE = 3'b101,
      INVALID_6 = 3'b110,
      INVALID_7 = 3'b111
   } opcode_e;
  class ALSUconstraints;
  rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
  bit clk:
  rand opcode_e opcode;
  rand opcode_e opcode_sequence [6];
  rand bit signed [2:0] A, B;
  parameter MAXPOS = 3;
  parameter MAXNEG = -4;
```

```
124
           constraint ALSUsignals{
125
126
                    rst dist{
127
                        0 := 95, 1 := 5
128
                    };
129
130
                    if(opcode == (ADD||MULT)){
131
                        A dist{
                        0 := 30,3 := 30,-4 := 30
132
133
                        };
134
135
                        B dist{
136
                        0 := 30,3 := 30,-4 := 30
137
                        };
139
                   else if (opcode == (OR || XOR)){
                        A > 0;
                        B > 0;
142
               opcode dist {
                    [OR:ROTATE] :/ 95,
146
                    [INVALID_6:INVALID_7] :/ 5
147
                };
```

```
149
               bypass_A dist{
150
                   0 := 90, 1 := 10
151
               bypass_B dist{
153
                   0 := 90,1 := 10
               };
155
156
               if( opcode == (OR||XOR)){
157
                    red_op_A dist{
158
                        0 := 50,1 := 50
159
                   };
160
                   red_op_B dist{
161
                       0 := 50,1 := 50
162
                    };
163
164
               else {
165
                    red_op_A dist{
166
                       0 := 98,1 := 2
167
                    };
168
                    red_op_B dist{
169
                       0 := 98,1 := 2
170
171
172
```

```
constraint OpcodeSequence {
    unique{opcode_sequence};
    foreach (opcode_sequence[i]) opcode_sequence[i] inside {[OR:ROTATE]};
}

function new();

covCode = new();
endfunction

function void display_sequence();

function void display_sequence: %0p",opcode_sequence);
endfunction

endclass

endpackage

endpackage
```

* TestBench:

```
import Assignment3::*;
module ALSU_tb();
   bit clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
   opcode_e opcode;
   bit signed [2:0] A, B;
   logic [15:0] leds,leds_exp;
   logic signed [5:0] out,out_exp;
   bit cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
   opcode_e opcode_reg;
   bit signed [2:0] A_reg, B_reg;
   opcode_e transitionPattern[6];
   int Error_Count,Correct_Count;
   ALSUconstraints constraintVals = new;
   ALSU DUT (.*);
   initial begin
        forever begin
           constraintVals.clk = clk;
           #1 clk = !clk;
```

```
always @(negedge rst or negedge bypass_A or negedge bypass_B) begin

if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.start();
else constraintVals.CovCode.stop();
end

always @(posedge rst or posedge bypass_A or posedge bypass_B) begin
constraintVals.CovCode.stop();
end

always @(posedge clk) begin
if(!(rst || bypass_A || bypass_B)) constraintVals.CovCode.sample();
end

initial begin
Error_Count = 0;
Correct_Count = 0;

//--ALSU1
assert_reset;
```

```
constraintVals.OpcodeSequence.constraint_mode(0);
constraintVals.ALSUsignals.constraint_mode(1);
repeat(2000) begin
   assert (constraintVals.randomize());
    rst = constraintVals.rst;
   cin = constraintVals.cin;
    red_op_A = constraintVals.red_op_A;
    red_op_B = constraintVals.red_op_B;
    bypass_A = constraintVals.bypass_A;
    bypass_B = constraintVals.bypass_B;
    direction = constraintVals.direction;
    serial_in = constraintVals.serial_in;
   opcode = constraintVals.opcode;
    A = constraintVals.A;
   B = constraintVals.B;
    if (rst) check_reset;
    else begin
        check_result();
    end
    red_op_A = 1;
    red_op_B = 1;
    check_result();
```

```
// directed case to complete code coverage
    bypass_A = 1;
    bypass_B = 1;
    check_result();
constraintVals.OpcodeSequence.constraint_mode(1);
constraintVals.ALSUsignals.constraint_mode(0);
rst = 0;
red_op_A = 0;
red_op_B = 0;
bypass_A = 0;
bypass_B = 0;
repeat (100) begin
        assert (constraintVals.randomize());
        cin = constraintVals.cin;
        direction = constraintVals.direction;
        serial_in = constraintVals.serial_in;
        A = constraintVals.A;
        B = constraintVals.B;
        foreach (constraintVals.opcode_sequence[i]) begin
            opcode = constraintVals.opcode_sequence[i];
            check_result();
        end
```

```
//===== Directed Test case to complete functional coverage(opcode transition)
114
               transitionPattern = '{OR, XOR, ADD, MULT, SHIFT, ROTATE};
115
116
                   foreach (transitionPattern[i]) begin
117
                       opcode = transitionPattern[i];
118
                       constraintVals.opcode = opcode;
119
                       check_result();
120
121
122
               $display("Correct Count: %0d", Correct_Count);
123
               $display("Error Count: %0d", Error_Count);
124
               $stop;
125
          end
```

```
240
            task assert_reset();
241
242
                rst = 1;
243
                check_reset();
244
           endtask
245
           task check_reset();
247
                @(negedge clk);
                if (out == 0 && leds == 0) begin
249
                    @(negedge clk);
                    if(out == 0 && leds == 0) begin
250
251
                        Correct_Count++;
                        $display("Reset passed");
252
253
                    end
254
                    else begin
255
                        Error_Count++;
                        $display("Reset failed");
256
257
                        $stop;
258
                    end
259
                end
                else begin
261
                        Error_Count++;
262
                        $display("Reset failed");
263
                        $stop;
264
                reset_internals();
265
266
           endtask
267
```

```
task GoldenModel();
    bit valid;
if (rst) begin
    reset_internals();
    out_exp = 'b0;
    leds_exp ='b0;
else begin
    check_validity(red_op_A_reg, red_op_B_reg, opcode_reg, valid);
    // leds expected behavior
if (!valid) begin
   leds_exp = ~leds;
    else begin
        leds_exp = 'b0;
    // out expected behavior
    if(bypass_A_reg) begin
        out_exp = A_reg;
    else if (bypass_B_reg) begin
        out_exp = B_reg;
    else if (!valid) begin
        out_exp = 'b0;
    end
```

```
else begin
case (opcode_reg)
OR: begin
if(re
                       if(red_op_A_reg) begin
   out_exp = |A_reg;
end else if (!red_op_A_reg && red_op_B_reg) begin
                             out_exp = |B_reg;
                        end else begin
                             out_exp = A_reg | B_reg;
                  end
            XOR: begin
                       if(red_op_A_reg) begin
| out_exp = ^A_reg;
end else if (!red_op_A_reg && red_op_B_reg) begin
                             out_exp = ^B_reg;
                       end else begin
                             out_exp = A_reg ^ B_reg;
            ADD: begin
                       out_exp = A_reg+B_reg+cin_reg;
           MULT: begin
                       out_exp = A_reg*B_reg;
            SHIFT: begin
                       if (direction_reg) out_exp = {out_exp[4:0], serial_in_reg};
else if (!direction_reg) out_exp = {serial_in_reg, out_exp[5:1]};
            ROTATE: begin
                       if (direction_reg) out_exp = {out_exp[4:0], out_exp[5]};
else if (!direction_reg) out_exp = {out_exp[0], out_exp[5:1]};
            default: begin
   out_exp = 'b0;
      endcase
end
update_internals();
```

```
task reset_internals();
                cin_reg = 'b0;
                red_op_A_reg = 'b0;
                red_op_B_reg = 'b0;
                bypass_A_reg = 'b0;
                bypass_B_reg = 'b0;
                direction_reg = 'b0;
                serial_in_reg = 'b0;
                opcode_reg = OR;
                A_reg = 'b0;
                B_reg = 'b0;
           endtask
           task update_internals();
                cin_reg = cin;
363
                red_op_A_reg = red_op_A;
364
                red_op_B_reg = red_op_B;
                bypass_A_reg = bypass_A;
                bypass_B_reg = bypass_B;
                direction_reg = direction;
                serial_in_reg = serial_in;
                opcode_reg = opcode;
                A_reg = A;
370
                B_reg = B;
           endtask
```

```
task <mark>check_validity(</mark>
        input red_op_A, red_op_B, opcode_e opcode,
        output isValid
        case (opcode)
            INVALID_6,INVALID_7 : isValid = 0;
            ADD, MULT, SHIFT, ROTATE: begin
                if( red_op_A || red_op_B) isValid = 0;
                else isValid = 1;
            default: isValid =1;
    task check_result (
        input rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in,
        signed [2:0] A, B, opcode_e opcode
        GoldenModel();
        @(negedge clk);
if((out == out_exp)&&(leds == leds_exp)) begin
            Correct_Count++;
        end
            if (out != out_exp)
                $display("Time: %0t, Failed, out = %0h, Exected: %0h",$time,out, out_exp);
            else if (leds != leds_exp)
                 $display("Time: %0t, Failed, leds = %0h, Expected: %0h",$time,leds,leds_exp);
            Error_Count++;
            $stop;
        end
endmodule
```

❖ Do file:

```
runQ3.do
vlib work
vlog package.sv
vlog ALSU.v Assignment2.sv +cover -covercells
vsim -voptargs=+acc Q3 -cover
add wave *
coverage save ALSU_tb.ucdb -onexit -du ALSU
run -all
coverage exclude -src ALSU.v -allfalse -line 76 -code b
quit -sim
vcover report ALSU_tb.ucdb -details -annotate -all -output coverage_rpt.txt
```


❖ Bugs found:

Bug Description	Wrong code	Correction
Internal wire (cin_reg) was defined to be signed, which causes sign extension in the addition processes.	reg signed [1:0] cin_reg;	Cin_reg should be unsigned, and no need to have a width more than one bit
The case statement should use the value of opcode_reg	case (opcode)	Opcode → opcode_reg
Missing FULL_ADDER parameter check when opcode = add, hence, cin wasn't taken into consideration	out <= A_reg + B_reg;	3'h2:begin if(FULL_ADDER == "ON") out <= A_reg + B_reg + cin_reg; else out <= A_reg + B_reg; end // no full adder?


❖ Results:

```
# Reset passed
 Reset passed
 Reset passed
 Reset passed
 Reset passed
 Reset passed
 Reset passed
Reset passed
Reset passed
Reset passed
# Correct Count: 2003
# Error Count: 0
    Note: $stop : Assignment2.sv(236)
Time: 4182 ns Iteration: 1 Instance: /Q3
 ** Note: $stop
```

Waveform:



❖ Functional Coverage Report:



❖ Coverage Report:

 Excluded all False case in the case statement, since invalid opcodes are handled by the flag (invalid_opcode)

Expression Coverage: Enabled Coverage	Bins	Covered	Misses	Coverage	
Expressions	8	8	0	100.00%	

Toggle Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	118	118	0	100.00%	

Statement Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	
Statements	48	48	9	100.00%	

Total Coverage By Instance (filtered view): 100.00%

Q4) RAM

❖ <u>Verification Plan:</u>

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RAM1	Check write functionality by generating 100 random values to be written on 100 different memory locations.	Random during the simulation	-	Comparing results to a refrence golden model
RAM2	Check read functionality by reading the random 100 test verctors written and compare them to the excpected values.	Random during the simulation	-	Comparing results to a refrence golden model

❖ TestBench:

```
typedef logic [8:0] word_t;
 5 ∨ module RAM_tb();
          localparam TESTS = 100 ;
          int address_array[];
          logic[7:0] data_to_write_array[];
          word_t data_read_expect_assoc[int];
          word_t data_read_queue[$];
          bit clk,write,read;
          bit[7:0] data_in;
          bit[15:0] address;
          word_t data_out;
          int correct_count, error_count;
20
          my_mem DUT (.*);
          initial begin
             clk = 0;
              forever begin
                  #1 clk = ~clk;
```

```
//====== Stimulus Generation ==========
   initial begin
       correct_count = 0; error_count = 0;
       address_array = new[TESTS];
       data_to_write_array = new[TESTS];
       stimulus_gen();
       golden_model();
       // store test vectors in the memory (write operation)
       write = 1;
       for (int i = 0; i<TESTS ;i++ ) begin
           address = address_array[i];
           data_in = data_to_write_array[i];
           @(negedge clk);
       // read test vectors from the memory (read operation)
       write = 0;
       read = 1;
       for (int i=0; i<TESTS; i++) begin
           address = address_array[i];
           check9bits(i);
       end
       ReportResults();
   end
```

❖ Fixed Design:

```
input clk,
input write,
input read,
input [15:0] data_in,
input [15:0] address,
output reg [8:0] data_out // was [7:0] parity bit always ignored
);

// Declare a 9-bit associative array using the logic data type & the key of int datatype
logic [8:0] mem_array [int];

always @(posedge clk) begin
if (write)
mem_array[address] = {~^data_in, data_in};
else if (read)
data_out = mem_array[address];
end
endmodule
```

❖ Do file:

```
TrunQ4.do
1  vlib work
2  vlog ./Assignment/RAM.sv ./Assignment/RAM_tb.sv +cover -covercells
3  vsim -voptargs=+acc RAM_tb -cover
4  add wave *
5  coverage save RAM_tb.ucdb -onexit -du my_mem
6  run -all
7
```

* Results:

```
=====Write Test=====
 Address: 0xbfe7 -> Data: 100100
 Address: 0x227c -> Data: 10000001
Address: 0x999c -> Data: 1001
Address: Oxcalc -> Data: 1100011
Address: 0x5de8 -> Data: 1101
Address: 0x11a7 -> Data: 10001101
 Address: 0x8b16 -> Data: 1100101
Address: 0x77c4 -> Data: 10010
Address: 0x3d00 -> Data: 1
Address: 0xb359 -> Data: 1101
Address: 0x57f8 -> Data: 1110110
Address: 0x1ffb -> Data: 111101
Address: 0xe911 -> Data: 11101101
Address: 0xd6a2 -> Data: 10001100
 Address: 0x3dfc -> Data: 11111001
Address: 0x20a5 -> Data: 11000110
Address: 0x48de -> Data: 11000101
Address: 0x6196 -> Data: 10101010
Address: 0x5e90 -> Data: 11100101
Address: 0xc717 -> Data: 1110111
Address: 0xedde -> Data: 10010
Address: 0x4883 -> Data: 10001111
 Address: 0xd586 -> Data: 11110010
```

```
=====Read Test==
 Address: 0xbfe7 -> Data: 100100100
 Address: 0x227c -> Data: 110000001
 Address: 0x999c -> Data: 100001001
 Address: Oxcalc -> Data: 101100011
 Address: 0x5de8 -> Data: 1101
 Address: 0x11a7 -> Data: 110001101
 Address: 0x8b16 -> Data: 101100101
 Address: 0x77c4 -> Data: 100010010
 Address: 0x3d00 -> Data: 1
 Address: 0xb359 -> Data: 1101
# Address: 0x57f8 -> Data: 1110110
# Address: 0x1ffb -> Data: 111101
# Address: 0xe911 -> Data: 111101101
# Address: 0xd6a2 -> Data: 10001100
# Address: 0x3dfc -> Data: 1111111001
# Address: 0x20a5 -> Data: 111000110
# Address: 0x48de -> Data: 111000101
 Address: 0x6196 -> Data: 110101010
 Address: 0x5e90 -> Data: 11100101
 Address: 0xc717 -> Data: 101110111
 Address: 0xedde -> Data: 100010010
 Address: 0x4883 -> Data: 10001111
# Address: 0xd586 -> Data: 11110010
 Address: 0xf814 -> Data: 11001110
```

Waveform:

