

# **Digital Verification using SV and UVM Assignment-6**

**Name: Fares Khalaf Sultan**

## ❖ Top module:

```
1  import alsu_test_pkg::*;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4
5  module top_tb();
6
7      bit clk;
8
9      initial begin
10         clk = 0;
11         forever begin
12             #1 clk = ~clk;
13         end
14     end
15
16     ALSU_if alsu_if(clk);
17
18     ALSU DUT (
19         .A(alsu_if.A), .B(alsu_if.B), .cin(alsu_if.cin), .serial_in(alsu_if.serial_in),
20         .red_op_A(alsu_if.red_op_A), .red_op_B(alsu_if.red_op_B), .opcode(alsu_if.opcode),
21         .bypass_A(alsu_if.bypass_A), .bypass_B(alsu_if.bypass_B), .clk(clk), .rst(alsu_if.rst),
22         .direction(alsu_if.direction), .leds(alsu_if.leds), .out(alsu_if.out)
23     );
24
25     bind ALSU ALSU_SVA alsuSVA(alsu_if.monitor);
26
27     initial begin
28         uvm_config_db#(virtual ALSU_if)::set(null,"uvm_test_top","ALSU_IF",alsu_if);
29         run_test("alsu_test");
30     end
31 endmodule
```

## ❖ Interface:

```
interface ALSU_if(input bit clk);
    parameter INPUT_PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    logic cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    logic [2:0] opcode;
    logic signed [2:0] A, B;
    logic [15:0] leds;
    logic signed [5:0] out;

    modport monitor (
        input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in,
        opcode,A,B,leds,out
    );
endinterface
```

## ❖ Test:

```
package alsu_test_pkg;
import uvm_pkg::*;
import alsu_env_pkg::*;
import config_obj_pkg::*;
import alsu_sequence_pkg::*;
`include "uvm_macros.svh"

class alsu_test extends uvm_test;
    `uvm_component_utils(alsu_test)

    alsu_env env0;
    alsu_config alsu_config_obj_test;
    alsu_reset_sequence reset_seq;
    alsu_sequence_1 seq_1;
    alsu_sequence_2 seq_2;
    alsu_sequence_3 seq_3;
    alsu_sequence_4 seq_4;
    alsu_sequence_5 seq_5;

    function new(string name = "alsu_test",uvm_component parent = null);
        super.new(name,parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        alsu_config_obj_test = alsu_config::type_id::create("alsu_config_obj_test");

        if(!uvm_config_db #(virtual ALSU_if)::get(this,"", "ALSU_IF",alsu_config_obj_test.alsu_config_if))
            `uvm_fatal("build_phase","Test - unable to get the virtual interface")
        uvm_config_db #(alsu_config)::set(this,"*", "CFG", alsu_config_obj_test);

        env0 = alsu_env::type_id::create("env0",this);
        reset_seq = alsu_reset_sequence::type_id::create("reset_seq");
        seq_1 = alsu_sequence_1::type_id::create("seq1");
        seq_2 = alsu_sequence_2::type_id::create("seq2");
        seq_3 = alsu_sequence_3::type_id::create("seq3");
        seq_4 = alsu_sequence_4::type_id::create("seq4");
        seq_5 = alsu_sequence_5::type_id::create("seq5");
    endfunction

    task run_phase(uvm_phase phase);
        super.run_phase(phase);

        phase.raise_objection(this);
        //=====Reset_sequence=====
        `uvm_info("run_phase","Reset Asserted",UVM_MEDIUM)
        reset_seq.start(env0.agt.sqr);
        //=====Sequence_1=====
        `uvm_info("run_phase","Sequence-1 started",UVM_MEDIUM)
        seq_1.start(env0.agt.sqr);
        //=====Sequence_2=====
        `uvm_info("run_phase","Sequence-2 started",UVM_MEDIUM)
        seq_2.start(env0.agt.sqr);
        //=====Sequence_3=====
        `uvm_info("run_phase","Sequence-3 started",UVM_MEDIUM)
        seq_3.start(env0.agt.sqr);
        //=====Sequence_4=====
        `uvm_info("run_phase","Sequence-4 started",UVM_MEDIUM)
        seq_4.start(env0.agt.sqr);
        //=====Sequence_5=====
        `uvm_info("run_phase","Sequence-5 started",UVM_MEDIUM)
        seq_5.start(env0.agt.sqr);
        phase.drop_objection(this);
    endtask
endclass
```

## ❖ Sequences:

```
package alsu_sequence_pkg;
import uvm_pkg::*;
import alsu_seq_item_pkg::*;
`include "uvm_macros.svh"

//=====Reset Sequence=====
class alsu_reset_sequence extends uvm_sequence #(alsu_seq_item);
  `uvm_object_utils(alsu_reset_sequence)
  alsu_seq_item seq_item;

  function new(string name = "alsu_reset_sequence");
    super.new(name);
  endfunction

  task body;
    seq_item = alsu_seq_item::type_id::create("seq_item");
    start_item(seq_item);

    seq_item.rst = 1;
    seq_item.A = 1;
    seq_item.B = 1;
    seq_item.opcode = ADD;

    finish_item(seq_item);
  endtask
endclass
```

```
9 //=====opcode sequence constraint is disabled, all others are Enabled=====
10
11 class alsu_sequence_1 extends uvm_sequence #(alsu_seq_item);
12   `uvm_object_utils(alsu_sequence_1)
13   alsu_seq_item seq_item;
14
15   function new(string name = "alsu_sequence_1");
16     super.new(name);
17   endfunction
18
19   task body;
20     seq_item = alsu_seq_item::type_id::create("seq_item");
21
22     seq_item.OpcodeSequence.constraint_mode(0);
23     repeat(2000) begin
24       start_item(seq_item);
25       assert (seq_item.randomize());
26       finish_item(seq_item);
27     end
28
29   endtask
30 endclass
```

```

//=====opcode sequence constraint is Enabled, all others are Disabled=====
class alsu_sequence_2 extends uvm_sequence #(alsu_seq_item);
    `uvm_object_utils(alsu_sequence_2)
    alsu_seq_item seq_item;

    function new(string name = "alsu_sequence_2");
        super.new(name);
    endfunction

    task body;
        seq_item = alsu_seq_item::type_id::create("seq_item");

        seq_item.OpcodeSequence.constraint_mode(1);
        seq_item.ALSUsignals.constraint_mode(0);
        seq_item.rst = 0;
        seq_item.bypass_A = 0;
        seq_item.bypass_B = 0;
        seq_item.red_op_A = 0;
        seq_item.red_op_B = 0;
        repeat(100) begin
            start_item(seq_item);
            assert (seq_item.randomize());
            finish_item(seq_item);
        end
    endtask
endclass

```

```

13 //=====sequence to hit BinsBitwiseCrossWalkingB bins=====
14
15 class alsu_sequence_4 extends uvm_sequence #(alsu_seq_item);
16   `uvm_object_utils(alsu_sequence_4)
17   alsu_seq_item seq_item;
18
19   function new(string name = "alsu_sequence_4");
20     super.new(name);
21   endfunction
22
23   task body;
24     seq_item = alsu_seq_item::type_id::create("seq_item");
25
26     seq_item.OpcodeSequence.constraint_mode(0);
27     seq_item.ALSUsignals.constraint_mode(1);
28     repeat(50) begin
29       start_item(seq_item);
30       assert (seq_item.randomize() with{
31         A_exp inside{WalkingOnesSequence};
32         A == 0;
33         B == B_exp;
34         rst == 0;
35         opcode == opcode_exp;
36         red_op_B == 1;
37         red_op_A == 0;
38         opcode_exp dist {
39           OR := 50,
40           XOR := 50
41         };
42       });
43       finish_item(seq_item);
44     end
45   endtask
46 endclass
47
48 //=====sequence to hit Opcode transition bins=====
49
50 class alsu_sequence_5 extends uvm_sequence #(alsu_seq_item);
51   `uvm_object_utils(alsu_sequence_5)
52   alsu_seq_item seq_item;
53   opcode_e transitionPattern[6] = '{OR, XOR, ADD, MULT, SHIFT, ROTATE};
54
55   function new(string name = "alsu_sequence_5");
56     super.new(name);
57   endfunction
58
59   task body;
60     seq_item = alsu_seq_item::type_id::create("seq_item");
61
62     seq_item.OpcodeSequence.constraint_mode(0);
63     seq_item.ALSUsignals.constraint_mode(0);
64
65     foreach (transitionPattern[i]) begin
66       start_item(seq_item);
67       seq_item.rst = 0;
68       seq_item.red_op_A = 0;
69       seq_item.red_op_B = 0;
70       seq_item.bypass_A = 0;
71       seq_item.bypass_B = 0;
72       seq_item.opcode = transitionPattern[i];
73       finish_item(seq_item);
74     end
75   endtask
76 endclass
77
78 endpackage

```

## ❖ Sequence item:

```
package alsu_seq_item_pkg;

import uvm_pkg::*;
`include "uvm_macros.svh"

typedef enum bit [2:0] {
    OR = 3'b000,
    XOR = 3'b001,
    ADD = 3'b010,
    MULT = 3'b011,
    SHIFT = 3'b100,
    ROTATE = 3'b101,
    INVALID_6 = 3'b110,
    INVALID_7 = 3'b111
} opcode_e;

class alsu_seq_item extends uvm_sequence_item;
    `uvm_object_utils(alsu_seq_item)

    rand bit cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    bit clk;
    rand opcode_e opcode;
    randc opcode_e opcode_exp;
    rand opcode_e opcode_sequence [6];
    rand bit signed [2:0] A, B;
    randc bit[2:0] A_exp,B_exp;
    bit [2:0] WalkingOnesSequence[3] = '{3'b001,3'b010,3'b100};
    parameter MAXPOS = 3 ;
    parameter MAXNEG = -4;

    function new(string name = "alsu_seq_item");
        super.new(name);
    endfunction
endclass
```

```
36 constraint ALSUSignals{
37
38     soft rst dist{
39         0 := 95, 1 := 5
40     };
41
42     if(opcode == (ADD||MULT)){
43         soft A dist{
44             0 := 30,3 := 30,-4:= 30
45         };
46
47         soft B dist{
48             0 := 30,3 := 30,-4:= 30
49         };
50     }
51     else if (opcode == (OR || XOR)){
52         A > 0;
53         B > 0;
54     }
55
56     soft opcode dist {
57         [OR:ROTATE] :/ 95,
58         [INVALID_6:INVALID_7] :/ 5
59     };
60
61     bypass_A dist{
62         0 := 90, 1 := 10
63     };
64     bypass_B dist{
65         0 := 90,1 := 10
66     };
67 }
```

```

68         if( opcode == (OR||XOR)){
69             soft red_op_A dist{
70                 0 := 50,1 := 50
71             };
72             soft red_op_B dist{
73                 0 := 50,1 := 50
74             };
75         }
76         else {
77             soft red_op_A dist{
78                 0 := 98,1 := 2
79             };
80             soft red_op_B dist{
81                 0 := 98,1 := 2
82             };
83         }
84     }
85     constraint OpcodeSequence {
86         unique{opcode_sequence};
87         foreach (opcode_sequence[i]) opcode_sequence[i] inside {[OR:ROTATE]};
88     }
89 endclass
90 endpackage

```

## ❖ Environment:

```

package alsu_env_pkg;
import uvm_pkg::*;
import alsu_agent_pkg::*;
import alsu_scoreboard_pkg::*;
import alsu_coverage_collector_pkg::*;
`include "uvm_macros.svh"

class alsu_env extends uvm_env;
    `uvm_component_utils(alsu_env)

    alsu_agent agt;
    alsu_scoreboard sb;
    alsu_coverage_collector cov;

    function new(string name = "alsu_env",uvm_component parent = null);
        super.new(name,parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        agt = alsu_agent::type_id::create("agt",this);
        sb = alsu_scoreboard::type_id::create("sb",this);
        cov = alsu_coverage_collector::type_id::create("cov",this);
    endfunction

    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        agt.agt_a_port.connect(sb.sb_a_export);
        agt.agt_a_port.connect(cov.cov_a_export);
    endfunction
endclass

```



## ❖ Scoreboard:

```
6 class alsu_scoreboard extends uvm_scoreboard;
7   `uvm_component_utils(alsu_scoreboard)
8
9   uvm_analysis_export #(alsu_seq_item) sb_a_export;
10  uvm_tlm_analysis_fifo #(alsu_seq_item) sb_fifo;
11  alsu_seq_item sb_seq_item;
12
13  function new(string name = "alsu_scoreboard", uvm_component parent = null);
14    super.new(name,parent);
15  endfunction
16
17
18  function void build_phase(uvm_phase phase);
19    super.build_phase(phase);
20
21    sb_a_export = new("sb_a_export", this);
22    sb_fifo = new("sb_fifo", this);
23  endfunction
24
25  function void connect_phase(uvm_phase phase);
26    super.connect_phase(phase);
27
28    sb_a_export.connect(sb_fifo.analysis_export);
29  endfunction
30
31  task run_phase(uvm_phase phase);
32    super.run_phase(phase);
33
34    forever begin
35      sb_fifo.get(sb_seq_item);
36    end
37  endtask
38 endclass
```

## ❖ Coverage collector:

```
1 package alsu_coverage_collector_pkg;
2   import uvm_pkg::*;
3   import alsu_seq_item_pkg::*;
4   `include "uvm_macros.svh"
5
6   class alsu_coverage_collector extends uvm_component;
7     `uvm_component_utils(alsu_coverage_collector)
8
9     parameter MAXPOS = 3 ;
10    parameter MAXNEG = -4;
11
12    uvm_analysis_export #(alsu_seq_item) cov_a_export;
13    uvm_tlm_analysis_fifo #(alsu_seq_item) cov_fifo;
14    alsu_seq_item cov_seq_item;
15
16    covergroup CovCode ;
17
18    //===== A coverage points =====
19    A_cp: coverpoint cov_seq_item.A iff(!cov_seq_item.rst){
20      bins A_data_0 = {0};
21      bins A_data_max = {cov_seq_item.MAXPOS};
22      bins A_data_min = {cov_seq_item.MAXNEG};
23      bins A_data_default = default;
24    }
25
26    A_WalkingOnes_cp: coverpoint unsigned'(cov_seq_item.A) iff(!cov_seq_item.rst && cov_seq_item.red_op_A){
27      bins A_data_walkingones001 = {3'b001};
28      bins A_data_walkingones010 = {3'b010};
29      bins A_data_walkingones100 = {3'b100};
30    }
31  endclass
```

```

32 //===== B coverage points =====
33
34 B_cp: coverpoint cov_seq_item.B iff(!(cov_seq_item.rst || cov_seq_item.bypass_A)){ /*
35     bins B_data_0 = {0};
36     bins B_data_max = {cov_seq_item.MAXPOS};
37     bins B_data_min = {cov_seq_item.MAXNEG};
38     bins B_data_default = default;
39 }
40
41 B_WalkingOnes_cp: coverpoint unsigned'(cov_seq_item.B)
42 iff(!(cov_seq_item.rst || cov_seq_item.bypass_A) && cov_seq_item.red_op_B && !cov_seq_item.red_op_A){
43     bins B_data_walkingones001 = {3'b001};
44     bins B_data_walkingones010 = {3'b010};
45     bins B_data_walkingones100 = {3'b100};
46 }
47

```

```

//===== Opcode coverage points =====

ALU_cp: coverpoint cov_seq_item.opcode
iff(!(cov_seq_item.rst || cov_seq_item.bypass_A || cov_seq_item.bypass_B)){

    bins Bins_shift[] = {SHIFT,ROTATE};
    bins Bins_arith[] = {ADD,MULT};
    bins Bins_bitwise[] = {OR,XOR};
    illegal_bins Bins_invalid = {INVALID_6,INVALID_7};
    bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);

}

```

```

//===== reduction operation coverage point =====

red_op_A_cp: coverpoint cov_seq_item.red_op_A{
    bins red_op_A_bins = {1};
}

red_op_B_cp: coverpoint cov_seq_item.red_op_B{
    bins red_op_B_bins = {1};
}

```

```

//=====Cross coverpoints=====

//1. add/mult cross A_cp and B_cp

addMultCrossAB: cross ALU_cp, A_cp,B_cp{
    //option.cross_auto_bin_max = 0;
    ignore_bins notArth = !binsof(ALU_cp.Bins_arith);
}

//2. add cross cin

addCrossCin: cross ALU_cp, cov_seq_item.cin iff(cov_seq_item.opcode == ADD){
    //option.cross_auto_bin_max = 0;
    ignore_bins notADD = !binsof(ALU_cp.Bins_arith) intersect{ADD};
    ignore_bins notADD2 = !binsof(ALU_cp.Bins_arith);
}

//3. shift/rotate cross direction

shiftRotateCrossDir: cross ALU_cp, cov_seq_item.direction {
    ignore_bins notShiftRotate = ! binsof(ALU_cp.Bins_shift);
}

//4. shift cross shift_in

shiftCrossShiftin: cross ALU_cp, cov_seq_item.serial_in iff(cov_seq_item.opcode == SHIFT){
    ignore_bins notShiftBins = !binsof(ALU_cp.Bins_shift) intersect{SHIFT};
    ignore_bins notShift = !binsof(ALU_cp.Bins_shift);
}

```

```

103 //5. OR/XOR and redA cross (A=> walking ones, B=> 0)
104
105 BinsBitwiseCrossWalkingA: cross ALU_cp, B_cp, A_WalkingOnes_cp iff(cov_seq_item.red_op_A){
106
107     ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);
108     ignore_bins BnotZero = !binsof(B_cp.B_data_0);
109
110 }
111
112 //6. OR/XOR and (!redA && redopB) cross (B=> walking ones, A=> 0)
113
114 BinsBitwiseCrossWalkingB: cross ALU_cp, A_cp, B_WalkingOnes_cp
115 iff(!cov_seq_item.red_op_A && cov_seq_item.red_op_B){
116
117     ignore_bins notBitwise = !binsof(ALU_cp.Bins_bitwise);
118     ignore_bins BnotZero = !binsof(A_cp.A_data_0);
119
120 }
121
122 //7. reduction operation while opcode != OR/XOR
123
124 Bins_invalid_reduction: cross ALU_cp , red_op_A_cp, red_op_B_cp {
125
126     ignore_bins valid_A_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_A_cp.red_op_A_bins);
127     ignore_bins valid_B_reduction = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_B_cp.red_op_B_bins);
128     ignore_bins transition_cp = binsof(ALU_cp.Bins_trans) ;
129 }
130
131 endgroup
132

```

```

function new(string name = "alsu_coverage_collector", uvm_component parent = null);
    super.new(name,parent);
    CovCode = new();
endfunction

function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    cov_a_export = new("cov_a_export", this);
    cov_fifo = new("cov_fifo", this);
endfunction

function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);

    cov_a_export.connect(cov_fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
    super.run_phase(phase);

    forever begin
        cov_fifo.get(cov_seq_item);
        CovCode.sample();
    end
endtask

endclass

```

## ❖ Agent:

```
10     class alsu_agent extends uvm_agent;
11         `uvm_component_utils(alsu_agent)
12         alsu_driver driver;
13         alsu_sequencer sqr;
14         alsu_monitor mon;
15         alsu_config alsu_config_obj;
16         uvm_analysis_port #(alsu_seq_item) agt_a_port;
17
18         function new(string name = "alsu_agent", uvm_component parent = null);
19             super.new(name,parent);
20         endfunction
21
22         function void build_phase(uvm_phase phase);
23             super.build_phase(phase);
24             if(!uvm_config_db #(alsu_config)::get(this,"","CFG",alsu_config_obj))
25                 `uvm_fatal("build_phase","Agent - unable to get the virtual interface")
26
27             sqr = alsu_sequencer::type_id::create("sqr",this);
28             driver = alsu_driver::type_id::create("driver",this);
29             mon = alsu_monitor::type_id::create("mon",this);
30             agt_a_port = new("agt_a_port",this);
31
32         endfunction
33
34         function void connect_phase(uvm_phase phase);
35             driver.alsu_driver_vif = alsu_config_obj.alsu_config_if;
36             mon.alsu_monitor_vif = alsu_config_obj.alsu_config_if;
37             driver.seq_item_port.connect(sqr.seq_item_export);
38             mon.mon_a_port.connect(agt_a_port);
39         endfunction
40     endclass
```

## ❖ Sequencer:

```
package alsu_sequencer_pkg;

    import uvm_pkg::*;
    import alsu_seq_item_pkg::*;
    `include "uvm_macros.svh"

    class alsu_sequencer extends uvm_sequencer #(alsu_seq_item);
        `uvm_component_utils(alsu_sequencer)
        function new(string name = "alsu_sequencer", uvm_component parent = null);
            super.new(name,parent);
        endfunction
    endclass

endpackage
```

## ❖ Driver:

```
9 class alsu_driver extends uvm_driver #(alsu_seq_item);
0   `uvm_component_utils(alsu_driver)
1
2   virtual ALSU_if alsu_driver_vif;
3   alsu_seq_item stim_seq_item;
4
5   function new(string name = "alsu_driver", uvm_component parent = null);
6       super.new(name, parent);
7   endfunction
8
9   task run_phase(uvm_phase phase);
0       super.run_phase(phase);
1
2       forever begin
3           stim_seq_item = alsu_seq_item::type_id::create("stim_seq_item");
4           seq_item_port.get_next_item(stim_seq_item);
5           alsu_driver_vif.rst = stim_seq_item.rst;
6           alsu_driver_vif.cin = stim_seq_item.cin;
7           alsu_driver_vif.red_op_A = stim_seq_item.red_op_A;
8           alsu_driver_vif.red_op_B = stim_seq_item.red_op_B;
9           alsu_driver_vif.bypass_A = stim_seq_item.bypass_A;
0           alsu_driver_vif.bypass_B = stim_seq_item.bypass_B;
1           alsu_driver_vif.direction = stim_seq_item.direction;
2           alsu_driver_vif.serial_in = stim_seq_item.serial_in;
3           alsu_driver_vif.opcode = stim_seq_item.opcode;
4           alsu_driver_vif.A = stim_seq_item.A;
5           alsu_driver_vif.B = stim_seq_item.B;
6           @(negedge alsu_driver_vif.clk);
7           seq_item_port.item_done();
8       end
9   endtask
0 endclass
```

## ❖ Monitor:

```
6  class alsu_monitor extends uvm_monitor;
7      `uvm_component_utils(alsu_monitor)
8      virtual ALSU_if alsu_monitor_vif;
9      alsu_seq_item rsp_seq_item;
10     uvm_analysis_port #(alsu_seq_item) mon_a_port;
11
12     function new(string name ="alsu_monitor", uvm_component parent = null);
13         super.new(name,parent);
14     endfunction
15
16     function void build_phase(uvm_phase phase);
17         super.build_phase(phase);
18         mon_a_port = new("mon_a_port",this);
19     endfunction
20
21
22     task run_phase(uvm_phase phase);
23         super.run_phase(phase);
24
25         forever begin
26             rsp_seq_item = alsu_seq_item::type_id::create("rsp_seq_item");
27             @(negedge alsu_monitor_vif.clk);
28
29             rsp_seq_item.rst = alsu_monitor_vif.rst ;
30             rsp_seq_item.cin = alsu_monitor_vif.cin ;
31             rsp_seq_item.red_op_A = alsu_monitor_vif.red_op_A;
32             rsp_seq_item.red_op_B = alsu_monitor_vif.red_op_B;
33             rsp_seq_item.bypass_A = alsu_monitor_vif.bypass_A;
34             rsp_seq_item.bypass_B = alsu_monitor_vif.bypass_B;
35             rsp_seq_item.direction = alsu_monitor_vif.direction;
36             rsp_seq_item.serial_in = alsu_monitor_vif.serial_in;
37             rsp_seq_item.opcode = opcode_e'(alsu_monitor_vif.opcode);
38             rsp_seq_item.A = alsu_monitor_vif.A;
39             rsp_seq_item.B = alsu_monitor_vif.B;
40
41             mon_a_port.write(rsp_seq_item); //broadcasts the DUT response
42         end
43     endtask
44 endclass
```

## ❖ Assertions module:

```
module ALSU_SVA(ALSU_if IF);

    wire invalid,invalid_opcode,invalid_red_op;

    assign invalid_red_op = (IF.red_op_A | IF.red_op_B) & (IF.opcode[1] | IF.opcode[2]);
    assign invalid_opcode = IF.opcode[1] & IF.opcode[2];
    assign invalid = !IF.rst && (invalid_red_op | invalid_opcode);

    always_comb begin
        if(IF.rst) begin
            Reset: assert final ((IF.out === 'b0) && (IF.leds === 'b0))
                else $error("Assertion Reset failed!");
        end
    end

//=====sequences=====

    sequence Shift_Left;
        (IF.opcode == 'b100) && IF.direction;
    endsequence

    sequence Shift_Right;
        (IF.opcode == 'b100) && !IF.direction;
    endsequence

    sequence Rotate_Left;
        (IF.opcode == 'b101) && IF.direction;
    endsequence

    sequence Rotate_Right;
        (IF.opcode == 'b101) && !IF.direction;
    endsequence

//=====Properties=====

    property Invalid_stimulus_leds_exp;
        @(posedge IF.clk) disable iff(IF.rst) (invalid) |>= ##1 IF.leds == ~$past(IF.leds,1);
    endproperty

    property Invalid_stimulus_out_exp; //****
        @(posedge IF.clk) disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
            (invalid) |>= ##1 IF.out === 3'b000;
    endproperty

    property valid_stimulus;
        @(posedge IF.clk) !(invalid) |>= ##1 IF.leds == 0;
    endproperty

    property bypass_A_feature;
        @(posedge IF.clk)
            disable iff(IF.rst)
                IF.bypass_A |>= ##1 IF.out == $past(IF.A,2);
    endproperty

    property bypass_B_feature;
        @(posedge IF.clk)
            disable iff(IF.rst || IF.bypass_A)
                IF.bypass_B |>= ##1 IF.out == $past(IF.B,2);
    endproperty

    property redOR_A_feature;
        @(posedge IF.clk)
            disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
                IF.opcode == 'b000 && IF.red_op_A |>= ##1 IF.out == |$past(IF.A,2);
    endproperty

    property redXOR_A_feature;
        @(posedge IF.clk)
            disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
                IF.opcode == 'b001 && IF.red_op_A |>= ##1 IF.out == ^$past(IF.A,2);
    endproperty

endmodule
```

```

71     property redOR_B_feature;
72         @(posedge IF.clk)
73         disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
74         IF.opcode == 'b000 && !IF.red_op_A && IF.red_op_B |>= ##1 IF.out == |$past(IF.B,2);
75     endproperty
76
77     property redXOR_B_feature;
78         @(posedge IF.clk)
79         disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
80         IF.opcode == 'b001 && !IF.red_op_A && IF.red_op_B |>= ##1 IF.out == ^$past(IF.B,2);
81     endproperty
82
83     property normalOR_feature;
84         @(posedge IF.clk)
85         disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
86         IF.opcode == 'b000 && !IF.red_op_A && !IF.red_op_B |>= ##1 IF.out == $past(IF.A,2) | $past(IF.B,2);
87     endproperty
88
89     property normalXOR_feature;
90         @(posedge IF.clk)
91         disable iff(IF.rst || IF.bypass_A || IF.bypass_B)
92         IF.opcode == 'b001 && !IF.red_op_A && !IF.red_op_B |>= ##1 IF.out == $past(IF.A,2) ^ $past(IF.B,2);
93     endproperty
94

```

```

property ADD_feature;
    @(posedge IF.clk)
    disable iff (IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    (IF.opcode == 'b010 |>= ##1 (IF.out == ($past(IF.A,2) + $past(IF.B,2) + $past(IF.cin,2))));
endproperty

property Multiply_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    IF.opcode == 'b011 |>= ##1 IF.out == $past(IF.A,2) * $past(IF.B,2);
endproperty

property Shift_Left_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    Shift_Left |>= ##1 IF.out == {$past(IF.out[4:0],2), $past(IF.serial_in,2)};
endproperty

property Shift_Right_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    Shift_Right |>= ##1 IF.out == {$past(IF.serial_in,2), $past(IF.out[5:1],2)};
endproperty

property Rotate_Left_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    Rotate_Left |>= ##1 IF.out == {$past(IF.out[4:0],2), $past(IF.out[5],2)};
endproperty

property Rotate_Right_feature;
    @(posedge IF.clk)
    disable iff(IF.rst || IF.bypass_A || IF.bypass_B || invalid)
    Rotate_Right |>= ##1 IF.out == {$past(IF.out[0],2), $past(IF.out[5:1],2)};
endproperty

```

```

//=====Assert Properties=====

invalid_stimulus_leds_exp: assert property (Invalid_stimulus_leds_exp)
    else $fatal("Assertion Invalid_stimulus_leds_exp failed!");
cover property (Invalid_stimulus_leds_exp);

invalid_stimulus_out_exp: assert property(Invalid_stimulus_out_exp)
    else $fatal("Assertion Invalid_stimulus_out_exp failed!");
cover property(Invalid_stimulus_out_exp);

Valid_stimulus: assert property (valid_stimulus)
    else $fatal("Assertion valid_stimulus failed!");
cover property(valid_stimulus);

Bypass_A_feature: assert property (bypass_A_feature)
    else $fatal("Assertion bypass_A_feature failed!");
cover property(bypass_A_feature);

Bypass_B_feature: assert property (bypass_B_feature)
    else $fatal("Assertion bypass_B_feature failed!");
cover property(bypass_B_feature);

```



```

151
152 RedOR_A_feature: assert property (redOR_A_feature)
153 | else $fatal("Assertion redOR_A_feature failed!");
154 cover property(redOR_A_feature);
155
156 RedXOR_A_feature: assert property (redXOR_A_feature)
157 | else $fatal("Assertion redXOR_A_feature failed!");
158 cover property(redXOR_A_feature);
159
160 RedOR_B_feature: assert property (redOR_B_feature)
161 | else $fatal("Assertion redOR_B_feature failed!");
162 cover property(redOR_B_feature);
163
164 RedXOR_B_feature: assert property (redXOR_B_feature)
165 | else $fatal("Assertion redXOR_B_feature failed!");
166 cover property(redXOR_B_feature);
167
168 NormalOR_feature: assert property (normalOR_feature)
169 | else $fatal("Assertion normalOR_feature failed!");
170 cover property(normalOR_feature);
171
172 NormalXOR_feature: assert property (normalXOR_feature)
173 | else $fatal("Assertion normalXOR_feature failed!");
174 cover property(normalXOR_feature);
175

```

```

176
177 add_feature: assert property (ADD_feature)
178 | else $fatal("Assertion ADD_feature failed!");
179 cover property(ADD_feature);
180
181 multiply_feature: assert property (Multiply_feature)
182 | else $fatal("Assertion Multiply_feature failed!");
183 cover property(Multiply_feature);
184
185 shift_Left_feature: assert property (Shift_Left_feature)
186 $display("Shift passed ,Time:%0t",$time);
187 | else $fatal("Assertion Shift_Left_feature failed!");
188
189 shift_Right_feature: assert property (Shift_Right_feature)
190 | else $fatal("Assertion Shift_Right_feature failed!");
191 cover property(Shift_Right_feature);
192
193 rotate_Left_feature: assert property (Rotate_Left_feature)
194 | else $fatal("Assertion Rotate_Left_feature failed!");
195 cover property(Rotate_Left_feature);
196
197 rotate_Right_feature: assert property (Rotate_Right_feature)
198 | else $fatal("Assertion Rotate_Right_feature failed!");
199 cover property(Rotate_Right_feature);
200
201 endmodule

```

## ❖ Results:

```
Time: 4032 ns Iteration: 2 Region: /uvm_pkg::uvm_task_phase::execute
UVM_INFO alsu_test.sv(60) @ 4002: uvm_test_top [run_phase] Sequence-3 started
UVM_INFO alsu_test.sv(63) @ 4302: uvm_test_top [run_phase] Sequence-4 started
UVM_INFO alsu_test.sv(66) @ 4402: uvm_test_top [run_phase] Sequence-5 started
UVM_INFO verillog_src/uvm-1.1d/src/base/uvm_object.svh(1267) @ 4414: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 10
UVM_WARNING : 0
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[Questa UVM] 2
[RNTST] 1
[TEST_DONE] 1
[run_phase] 6
** Note: $finish : C:/questasim64_2021.1/win64/.../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
Time: 4414 ns Iteration: 61 Instance: /top_tb
Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/.../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```



## ❖ Functional coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_cover
/alsu_coverage_collector_pkg/alsu_coverage_collector		100.00%						
TYPB CovCode		100.00%	100	100.00...		✓		auto(0)
CVP CovCode::A_cp		100.00%	100	100.00...		✓		
CVP CovCode::A_WalkingOnes_cp		100.00%	100	100.00...		✓		
CVP CovCode::B_cp		100.00%	100	100.00...		✓		
CVP CovCode::B_WalkingOnes_cp		100.00%	100	100.00...		✓		
CVP CovCode::ALU_cp		100.00%	100	100.00...		✓		
CVP CovCode::red_op_A_cp		100.00%	100	100.00...		✓		
CVP CovCode::red_op_B_cp		100.00%	100	100.00...		✓		
CVP CovCode::#{cov_seq_item.serial_in_0#}		100.00%	100	100.00...		✓		
CVP CovCode::#{cov_seq_item.direction_1#}		100.00%	100	100.00...		✓		
CVP CovCode::#{cov_seq_item.cin_2#}		100.00%	100	100.00...		✓		
CROSS CovCode::addMultCrossAB		100.00%	100	100.00...		✓		
CROSS CovCode::addCrossCin		100.00%	100	100.00...		✓		
CROSS CovCode::shiftRotateCrossDir		100.00%	100	100.00...		✓		
CROSS CovCode::shiftCrossShiftin		100.00%	100	100.00...		✓		
CROSS CovCode::BinsBitwiseCrossWalkingA		100.00%	100	100.00...		✓		
CROSS CovCode::BinsBitwiseCrossWalkingB		100.00%	100	100.00...		✓		
CROSS CovCode::Bins_invalid_reduction		100.00%	100	100.00...		✓		
INST Valsu_coverage_collector_pkg::alsu_coverage_collecto...		100.00%	100	100.00...		✓		

## ❖ Assertion coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak N
/top_tb/DUT/alsuSVA/cover__Rotate_Right_feature	SVA	✓	Off	14	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Rotate_Left_feature	SVA	✓	Off	7	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Shift_Right_feature	SVA	✓	Off	18	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Shift_Left_feature	SVA	✓	Off	13	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Multiply_feature	SVA	✓	Off	109	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__ADD_feature	SVA	✓	Off	124	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__normalOR_feature	SVA	✓	Off	43	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__normalAND_feature	SVA	✓	Off	146	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__redXOR_B_feature	SVA	✓	Off	64	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__redXOR_B_feature	SVA	✓	Off	17	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__redXOR_A_feature	SVA	✓	Off	83	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__redXOR_A_feature	SVA	✓	Off	11	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__bypass_B_feature	SVA	✓	Off	124	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__bypass_A_feature	SVA	✓	Off	195	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__valid_stimulus	SVA	✓	Off	2010	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Invalid_stimulus_out_exp	SVA	✓	Off	78	1	Unlimited	1	100%		✓	0	0	0
/top_tb/DUT/alsuSVA/cover__Invalid_stimulus_leds_exp	SVA	✓	Off	160	1	Unlimited	1	100%		✓	0	0	0