

What are the order of the execution of the following phases *	1 point
<pre>build_phase, run_phase, connect_phase</pre>	
Connect_phase, build_phase, run_phase	
<pre>build_phase, connect_phase, run_phase</pre>	
run_phase, connect_phase, build_phase	
We use raise_objection to decrement the counter and end testing *	1 point
O False	
While reporting, we select verbosity of sim to be high (UVM_DEBUG) to avoid noisy transcript	* 1 point
O True	
O False	
If I got the week esites of same info to be INVAL NONE, these this info	* 4
If I set the verbosity of uvm_info to be UVM_NONE, then this info message will be printed no matter the simulation verbosity level	* 1 point
O True	
O False	

If u need to compile this files (ALU_top , ALU_test , ALU_env , $$^*\ ^1\ point\ ALU_interface$, ALU, ALU_config, ALU_driver) , so we can sort them as following

- $\bigcirc \begin{array}{c} \text{ALU_interface} \rightarrow \text{ALU} \rightarrow \text{ALU_config} \rightarrow \text{ALU_Driver} \rightarrow \text{ALU_env} \rightarrow \text{ALU_test} \rightarrow \\ \text{ALU_top} \end{array}$
- $\bigcirc \begin{array}{l} \text{ALU_top} \rightarrow \text{ALU} \rightarrow \text{ALU_config} \rightarrow \text{ALU_Driver} \rightarrow \text{ALU_env} \rightarrow \text{ALU_test} \rightarrow \\ \text{ALU_interface} \end{array}$
- $\bigcirc \begin{array}{l} ALU_top \rightarrow ALU_test \rightarrow ALU_env \rightarrow ALU_Driver \rightarrow ALU_config \rightarrow ALU \rightarrow ALU_interface \\ \end{array}$
- on needing for sorting

If I want to disable the asserted reset while checking the following property (active low reset)

```
11  property s1;
12
13  @(posedge clk) disable iff (rst_n) if (D[0]==1'b1) |=> (y==2'b11);
14
15  endproperty
```

- True
- O False

In the following property if I need to check priorty encoder output I * 1 point can do this (active high reset)

```
11
     property s1;
12
13
     @(posedge clk) disable iff (rst) if (D== 4'b1000) |=> (y==2'b00);
14
15
     endproperty
16
17
     property s2;
18
     @(posedge clk) disable iff (rst) if (D== 4'bX100) |=> (y==2'b01);
19
20
21
     endproperty
22
23
     property s3;
24
     @(posedge clk) disable iff (rst) if (D== 4'bXX10) |=> (y==2'b10);
25
26
27
     endproperty
28
29
     property s4;
30
     @(posedge clk) disable iff (rst) if (D== 4'bXXX1) |=> (y==2'b11);
31
32
33
     endproperty
   True
   False
```

If D input is 4'b1111, is it correct to check the encoder with these assertions?

* 1 point

```
property s1;
@(posedge clk) disable iff (rst) if (D[3]== 1'b1) \Rightarrow (y==2'b00);
endproperty
property s2;
@(posedge clk) disable iff (rst) if (D[2]== 1'b1) \mid=> (y==2'b01);
endproperty
property s3;
@(posedge clk) disable iff (rst) if (D[1]== 1'b1) |=> (y==2'b10);
endproperty
property s4;
@(posedge clk) disable iff (rst) if (D[0]== 1'b1) \Rightarrow (y==2'b11);
endproperty
  yes, 3 pass and 1 fail
  no, 3 pass and 1 fail
  no,1 pass and 3 fail
  yes, 4 pass
  no, 4 fail
```

If i need to calculate the even parity then I should use *

1 point

- ^ (Xor)
- Nand

If i need to get 100 different unique location (addresses) then I can use * 1 point the following:

```
//creating the task used for stimulus generation....
task stimulus_gen ();
  for ( i=0 ;i<TESTS ;i++ ) begin
        data_to_write_array[i] = $random;
        address_array[i] = $random;
    end
endtask</pre>
```

True, this will get 100 unique addresses at all times

False

Assertions can be in*

module binding in testbench

module binding in top

the design with macros

all above

When I select verbosity of the uvm_info to be UVM_DEBUG, uvm_info * 1 point with a lower verbosity level are filtered away

True

False

	ile setting the virtual interface in uvm_config_db from top we use *following command	1 point
uvm	_config_db#(virtual shift_reg_if)::set(this, "uvm_test_top", "shift_IF",shift_reg	if);
0	True	
0	False	
Wh	ich of the following class we must import the package of uvm env *	1 point
0	UVM_Driver	
0	UVM_Config_object	
0	UVM_Top	
0	UVM_Test	
Wh	at is the role of the UVM Factory? *	1 poin
0	Generate clock signals	
0	Control the creation of UVM objects and components	
0	Handle testbench connections	
	Generate random stimulus	

Which UVM phase is responsible for running the stimulus in a UVM testbench?	* 1 point
O build_phase	
O run_phase	
Connect_phase	
O final_phase	
What is the main function of the UVM interface? *	1 point
Connect two drivers	
Specify signal interactions between the DUT and testbench	
Generate stimuli	
Check the response output of the design	
In UVM, Which phase runs after the build_phase? *	1 point
reset_phase	
run_phase	
start_of_simulation_phase	
O connect_phase	

What does a UVM uvm_config_db object allow you to do? * 1 point
Store configuration settings across the UVM testbench
Manage connections between drivers and monitors
Generate stimuli for the test
Control testbench termination
Which UVM macro is used to define a component class in UVM? * 1 point
O uvm_component_utils
O uvm_object_utils
<pre>uvm_sequence_utils</pre>
uvm_factory_create
Which UVM function is used to set a string field in the uvm_config_db? * 1 point
<pre>uvm_config_set("path", "key", value)</pre>
<pre>uvm_config_db#(string)::set(this, "path", "key", value)</pre>
<pre>uvm_set_db_string("path", "key", value)</pre>
<pre>uvm_config_db_string::set(this, "key", value)</pre>

Who is responsible for writing the assertions? *	1 point
Only verification engineer writes it because he is responsible for verifying the design	L
Only design engineer writes it because he is reponsible for the design itself	
O Both verification and design engineers	
What is the default behavior of assertions if you did not specify a severity level?	1 point
They will always terminate the simulation.	
They will log an error and continue the simulation.	
They will ignore all assertions.	
They will cause the simulation to pause.	
What is the correct syntax for defining a sequence that follows another sequence for a sequential output?	* 1 point
o sequence; A => B; endsequence	
Sequence; A -> B; endsequence	
What does the operator -> indicate in a sequence? *	1 point
It indicates a condition must be true at the next time step	
It creates a loop within a sequence	
It specifies that if the left hand side is true, the right hand side will be true on the same tick	ne clock

What does the operator => indicate in a sequence? *	1 point
O It specifies that if the left hand side is true, the right hand side will be true on the tick	same clock
O It creates a loop within a sequence	
O It specifies that if the left hand side is true, the right hand side will be true on the tick	next clock
What does the function \$past(a,7) do in SVA	1 point
The value of the same clock cycle	
The value shifted right one cycle	
The value shifted right 7 cycles	
The value shifted left 7 cycles	
What is the purpose of the "disable" keyword in SVA?	1 point
To stop the simulation	
O To a halt a sequence or property from executing	
O To define the scope of an assertion	
A practical rule: more code lines more verification efficiency *	1 point
O True	
O False	

5/7/25, 5:31 AM

You can add a parameterized value to a class but not a parameterized type because data types are to be defined before the compilation	* 1 point
O True	
O False	
A struct is the similar to a class but without methods *	1 point
O True	
O False	
class CAPITAL_X extends small_x this code line means that every function and variable in small_x can be used in CAPITAL_X if it wasn't overwritten	* 1 point
O True	
O False	
Super keyword is used to call: *	1 point
A function in the parent after it was edited in the child	
A function in the parent	
None of the above	

Static variables and functions aren't global to all objects of the same class signature	* 1 point
O True	
O False	
`define macros are used for: *	1 point
defining parameters	
defining states in FSM	
replacing a certain line code with multi-line code for the code to be reusable	
UVM stands for *	1 point
Ultra verification method	
O Universal verification module	
Universal Verification Methodology	
UVM is: *	1 point
O HDL language	
Replacement for system verilog assertions	
It provides a standard reusable methodology for testbenches	

Build phase is used for: *	1 point
build the constraint blocks	
build the class handles	
build the UVM components	
The run_phase in the driver is where we: *	1 point
Connect the driver with the monitor	
Sample data for Coverage groups	
O Drive the design interface with the stimulus	
Difference between new and type_id::create is *	1 point
Syntax difference	
The latter creates and register the object in the UVM factory	
All of the above	
UVM_NONE in UVM report messages are always printed *	1 point
	1 point

uvm_config_db can be treated as a parameterized class where we set * 1 point in shared variables and get them if the scope was defined correctly
O True
O False
Which feature allows a SystemVerilog class to be reused with different * 1 point types?
O Interface
O Static class
O Parameterized class
* The point what is the correct way to declare a static method?
static function void display();
function static void display();
ovoid display() static;
function display();

What mechanism is used to end a UVM simulation phase? *	1 point
raise_finish()	
O uvm_stop()	
raise_objection() and drop_objection()	
<pre>uvm_end_phase()</pre>	
Which method is used to raise an objection in UVM? *	1 point
<pre>uvm_test::raise()</pre>	
raise_objection(this);	
this.raise();	
<pre>drop_objection();</pre>	
What is the default verbosity level of UVM reporting? *	1 point
O UVM_NONE	
O UVM_LOW	
O UVM_MEDIUM	
O UVM_INFO	

Which macro is used to print a UVM error message? *	1 point
<pre>uvm_error uvm_report_error</pre>	
O uvm_log_error	
O uvm_fatal	
What is a virtual interface used for in UVM? *	1 point
O To instantiate interfaces inside classes	
O To define interface timing	
O To connect classes to DUT interfaces	
To build sequences dynamically	
How is a virtual interface typically passed to a UVM component? *	1 point
Through a file I/O operation	
Using uvm_config_db::set/get()	
Through constructor arguments	
O By using a static variable	

What does uvm_config_db::set() do? *	1 point
 Registers the UVM component Stores configuration information for retrieval Declares a virtual interface Adds a component to the simulation hierarchy 	
What does uvm_config_db::get() do? *	1 point
 Retrieves stored configuration data Accesses global variables Retrieves DUT signals Overrides default test names 	
What is a UVM configuration object? *	1 point
A generic object used to transfer configuration data A component that generates random data A class that stores sequence items A built-in UVM macro	

Which class is responsible for driving stimulus to the DUT? *	1 point
O uvm_monitor	
O uvm_test	
O uvm_driver	
O uvm_env	
What is the entry point of a testbench in UVM? *	1 point
O uvm_top	
O uvm_test	
run_phase	
omain()	
Which method is used to start a test in UVM? *	1 point
uvm_run()	
run_test()	
Start_test()	
begin_test()	

Which method is called first during the simulation lifecycle in UVM? *	1 point
run_phase	
O build_phase	
O report_phase	
Connect_phase	
Which of the following is true about UVM test classes? *	1 point
They must extend uvm_test	
They cannot access virtual interfaces	
They are not registered with the factory	
They do not use phases	
How are user-defined configuration objects usually passed? *	1 point
O By command-line arguments	
Using global variables	
Through uvm_config_db	
O Using macros	

What does uvm_info do? *	1 point
Terminates simulation	
O Displays simulation warnings	
Prints a message at a specified verbosity level	
Sets the simulation time	
Which UVM phase ends only after all objections are dropped? *	1 point
O build_phase	
O run_phase	
Connect_phase	
Start_of_simulation_phase	
What is the primary role of the Top module in UVM? *	1 point
O Define test scenarios and sequences	
Instantiate the DUT and connect it to the testbench via interfaces	
Implement UVM phases like build_phase and run_phase	
Generate coverage reports	

Which of the following is typically <i>not</i> part of the Top module? *	1 point
O Physical signals of the DUT	
Virtual interface handles	
O UVM environment class	
Clock generation logic	
How does the Test class interact with the UVM Environment? *	1 point
The Test class directly drives the DUT using virtual interfaces	
The Test class instantiates and configures the Environment	
The Test class replaces the Environment in runtime	
The Test class is a sub-component of the Environment	
What does a UVM Environment typically contain? *	1 point
O DUT instances and physical interfaces	
Agents, scoreboards, and coverage collectors	
Configuration objects for the Test class	
Clock and reset generation logic	

How is the UVM Environment configured? *	1 point
Using uvm_config_db from the Test class	
By modifying global variables in the Top module	
Through direct method calls to the Driver	
Automatically during the build_phase	
What is the role of the UVM Driver? *	1 point
Collect functional coverage from the DUT	
Translate transactions into pin-level signals via a virtual interface	
Generate random sequences for testing	
Check the correctness of DUT outputs	
Why are virtual interfaces used in UVM? *	1 point
To replace physical interfaces in the DUT	
To provide an abstract handle for accessing DUT signals in class-based testbenches	
To generate clock and reset signals	
O To store configuration parameters	

How is a virtual interface passed to UVM components like the Driver? *	1 point
Using uvm_resource_db	
Through constructor arguments	
Via uvm_config_db from the Top module	
O By declaring it as a global variable	
Which phase is common to both Test and Environment classes? *	1 point
run_phase	
O build_phase	
Connect_phase	
All the above	

Submit Page 1 of 1 Clear form

This content is neither created nor endorsed by Google. - <u>Terms of Service</u> - <u>Privacy Policy</u>

Does this form look suspicious? <u>Report</u>

Google Forms