





جلسه جهارم

- (State Machine) ماشین حالت
- (Sequence Detector) توالی یاب



ماشین حالت






- 😭 تغییر وضعیت به وضعیت فعلی (Cuttent State) و ورودی خارجی مرتبط است.
- وضعیتها مطابق یک الگو تکراری ساده تغییر حالت نمیدهند و از این لحاظ با یک مدار ترتیبی متفاوت است.
 - مداری که وضعیت بعدی را مشخص میکند میتواند یک random logic باشد.





میلی و مور



نحوه نمایش ماشین حالت

mo: Moore output
me: Mealy output

state_name
mo <= value

logic expression / me <= value

(a) Node


to other state


to other state

me: Mealy output state entry state box state name mo <= value decision box Boolean conditional condition output box me <= value exit to other ASM exit to other ASM block block


mo: Moore output




















(a) State diagram




(b) ASM chart

```
library ieee;
 use ieee.std_logic_1164.all;
 entity edge_detect is
    port (
       clk, reset: in std_logic;
       level: in std_logic;
       tick: out std_logic
    );
 end edge_detect;
 architecture moore_arch of edge_detect is
    type state_type is (zero, edge, one);
    signal state_reg, state_next: state_type;
 begin
    -- state register
    process (clk, reset)
    begin
       if (reset='1') then
          state_reg <= zero;
       elsif (clk'event and clk='1') then
20
           state_reg <= state_next;
       end if;
    end process;
    -- next-state/output logic
    process(state_reg,level)
    begin
       state_next <= state_reg;
       tick <= '0';
       case state_reg is
```




```
when zero=>
30
             if level= '1' then
                 state_next <= edge;
             end if;
          when edge =>
             tick <= '1';
35
              if level= '1' then
                 state_next <= one;
              else
                state_next <= zero;
             end if;
          when one =>
              if level= '0' then
                 state_next <= zero;
              end if;
       end case;
    end process;
 end moore_arch;
```





(a) State diagram



(b) ASM chart

```
architecture mealy_arch of edge_detect is
    type state_type is (zero, one);
    signal state_reg, state_next: state_type;
 begin
5 — state register
    process(clk,reset)
    begin
       if (reset='1') then
          state_reg <= zero;
        elsif (clk'event and clk='1') then
10
          state_reg <= state_next;
       end if;
    end process;
    -- next-state/output logic
    process(state_reg,level)
    begin
       state_next <= state_reg;
       tick <= '0';
       case state_reg is
          when zero=>
20
              if level= '1' then
                 state_next <= one;
                tick <= '1';
              end if;
          when one =>
25
              if level= '0' then
                 state_next <= zero;
             end if;
       end case;
    end process;
 end mealy_arch;
```






Figure 5.5 Timing diagram of two edge detectors.




Figure 5.7 Gate-level implementation of an edge detector.



```
architecture gate_level_arch of edge_detect is
    signal delay_reg: std_logic;
 begin
    -- delay register
    process (clk, reset)
    begin
        if (reset='1') then
           delay_reg <= '0';</pre>
        elsif (clk'event and clk='1') then
           delay_reg <= level;</pre>
10
       end if;
    end process;
    -- decoding logic
    tick <= (not delay_reg) and level;
15 end gate_level_arch;
```