RV COLLEGE OF ENGINEERING® (Autonomous Institution affiliated to VTU, Belagavi) Department of Electronics and Instrumentation Engineering



ADDC LOGISIM SIMULATION LAB


III SEMESTER (2020-2021)


BACHELOR OF ENGINEERING

In


Electronics and Instrumentation Engineering *Submitted by*


FARHAN AKHTER 1RV19EI017







Observation:
















GATED SR LATCH















J K FLIP FLOP

6.












Aim: To construct various latches and flip flops and simulate them


Observation:





1)






















2)



















3)





















HALF SUBTRACTOR USING NOR




HALF SUBTRACTOR USING NOR










Observation:














Aim: To simulate various MUX/DEMUX configs

































































TWO BIT SYNCHRONOUS COUNTER




TWO BIT SYNCHRONOUS COUNTER








TWO BIT ASYNCHRONOUS COUNTER



4 BIT ASYNCHRONOUS COUNTER







Aim: To design and simulate various counters

