

ID-180041120

Name- Md Farkhan Ishman

CSE4501

Date - 20-June-2021

Dept - CSE

Ans.to Q.no. 2(a)


Zombie Process: A ^{child} process that has completed execution and awaiting for the parent process to invoke wait() is called zombie process.

Orphan Process: A ^{child} process whose parent did not invoke wait() and got terminated due to some erroneous situation, then the child process is called an orphan process.

Every process transition to the state of orphan process after completing execution. After becoming a zombie process, the child process can ^{exit} ~~terminate~~.


normally if the parent ~~sinks~~ invokes `wait()`. But for some reason if the parent gets terminated before doing it, only then, the ~~child~~ zombie process will become an orphan^{process}. So, an orphan process is a special kind of zombie process. Thus at some point of the process cycle, an orphaned process remains a zombie process and we can say EVERY orphan process are zombie processes.

But it is possible for a zombie process to ~~terminate~~^{exits} normally when parent calls `wait()`. So, every zombie processes are NOT orphan processes.



For zombie process, the PID is still ~~in~~ before `wait()` as it is waiting for parent to invoke this. Then there are two options → i) exiting normally
ii) being an orphan process

When (ii) is taken, the process becomes orphan process.




Ans. to Q.no. 2(b)

(i)

For scenario (i), we have 2 equal halves.

The first half will do summation and 2nd half do product. Then difference is found.

There are 4 cores.




(Not acceptable, 2 cores run in parallel)


(3)

But here 2 cores aren't utilised.

Better option is to divide first half in 4 quarters and second half in 2 quarters.



For scenario (ii),



All cores are utilised.

Ans to Qno 2(b)(ii)

For scenario (i), the data parallelisation is performed in the two equal halves, ~~task~~ as we divide them in quarters. Then for summation and product, task parallelisation is performed.

For scenario (ii), again data parallelisation is performed as numbers are divided to halves and then we do task parallelisation in finding products and sums.

(iii)

In given scenario (i), we have 2 halves, which performs summation and products. So, for only 2 halves can be used by two cores, unless further data parallelisation is performed. Then difference of summation and product is done. If S time is taken for serial work, then,

$$\text{Speedup} \leq \frac{1}{S + \frac{(1-S)}{N}} \quad [\text{Amdahl's law}]$$

Since, 2 cores are used, $N=2$.

So, speedup will be $\frac{1}{S + \frac{(1-S)}{2}}$

$$\text{speedup} \leq \frac{1}{S + \frac{(1-S)}{2}} = \frac{2}{S+1}$$

For scenario-(ii), again, the data is used for summation and product. Without dividing the data, core-0 can do summation and core-1 can do product.

Then speedup is ~~some~~ similar. But here, the work done in parallel is twice than that of (i).

Because for (i) it was $\frac{n}{2}$ numbers and for (ii) it is n numbers. So, speedup is

$$\text{speedup} \leq \frac{1}{\frac{2S + \frac{1-2S}{2}}{N}} \quad [N=2 \text{ as 2 cores can work parallel}]$$

$$\text{speedup} \leq \frac{1}{2S + \frac{1-2S}{2}} = \frac{2}{2S+1} \quad 2 \cdot 2S = 1$$

So, parallel work is $(1-S)\cancel{2} \times 2$

Serial work is $S/2$

$$\text{So, speedup is } \leq \frac{1}{\frac{S/2 + \frac{(1-S)}{2}}{2}} \quad [N=2]$$

$$\begin{aligned} & \cancel{\oplus} \frac{4}{2S+1-S} \\ & = \frac{4}{S+1} \end{aligned}$$

So, scenario (ii) has ~~\oplus~~ 2 times of scenario (i)'s speedup.

Ans to Q.no. 1(a)

When an interrupt occurs, the current state of the processes being executed are saved, and the CPU loads another process by loading its state, and this is called context switching. It's a CPU overhead.

A PCB or process control block is used to represent the process by OS.




Fig:- Context Switching


Ans. to Qno. 1(b)

The steps of interrupt driven I/O is:

- (i) The device driver loads the registers in the device controllers.
- (ii) The device controller then determines the necessary steps to be taken based on the loaded register values.
- (iii) The device controller transfers data from the device to the local buffer of host.
- (iv) The device controller then sends an interrupt to device driver for completion of data transfer.
- (v) Finally, the driver transfers control to OS upon completion.

For transferring large amount of data, the alternate is Direct Memory Access (DMA).

In direct memory access, there is no device driver, ~~device controller~~. Instead the I/O device, ^{controller} directly communicates with memory for data transfer. The CPU stays idle. When data transfer is complete, the control is transferred to OS.



The benefits are -

- (i) Capable of transferring large amount of data in lesser time i.e. more efficient.
- (ii) Doesn't depend on device driver or CPU cycles.
- (iii) Bypassing local buffers and drivers saves further time.

Ans to Q.no. 1(c)

Graceful degradation: Over time, the performance of a machine decreases due to degradation of hardware components. It is called graceful degradation.

Ex - 2-year old CPU will perform worse than when it was new.

Thread pool: A collection of threads created at startup, which are activated upon request ~~are~~ is called thread pool.

Thread cancellation: The procedure of terminating a thread ~~as~~ before it is completed is called thread cancellation. Can be ~~done~~ done using another thread or the same thread repeatedly checking.

Ex - when a website is stopped from loading, some threads are ~~are~~ cancelled.

Ans. to Q.no. 3(a)

~~created pid is the~~

Line - A 0. -1 -4 -9 -16

Line - B 0 -1 -4 -9 -16

Line A will be executed in pid of child.

Because for child $\text{pid} == 0$.

Line B will be executed in parent space as $\text{pid} > 0$.

Ans. to Q no 3(b)

The differences between RPC and RMI is given below:

RPC	RMI
1) Stands for Remote Procedure Call.	1) Stands for Remote Method Invocation.
2) It is a standard OS feature.	2) It is a Java feature.
3) Allows only function calls on remote machine.	3) Allows invoking methods on remote machine.
4) Ordinary parameters	4) Objects can be passed as parameters.

RPC has 3 issues that must be ensured.

i) Difference in data representation

Server / Client

→ Sender/receiver, can use any of big or little endian for data representation. If the representation is not same, integrity will be lost. So, data is converted to XDR (External data representation).

ii) Semantics of the call

iii) Communication between server and client.

Ans. to Q.no.3(c)

I/O bound process: A process that spends more time doing I/O operation.

CPU bound process: A process that spends more time doing computational work.

If most processes are I/O bound, the ready queue will be usually empty. Thus short term scheduler will stay idle. Again, for more CPU bound process, the ready queue will be filled but I/O queue will usually be empty. So, a combination of both is desirable.

The middle term scheduler ensures a mix of both kinds of processes. It uses swapping method, to take out processes from memory and introduce other processes.




Fig: Mid term scheduler