CODE No.:16MC10101 SVEC16

## SREE VIDYANIKETHAN ENGINEERING COLLEGE

(An Autonomous Institution, Affiliated to JNTUA, Anantapur)

M.C.A. I Semester (SVEC16) Regular/Supplementary Examinations January - 2018
COMPUTER ORGANIZATION
[ MASTER OF COMPUTER APPLICATIONS ]

Time: 3 hours Max. Marks: 60 **Answer One Question from each Unit** All questions carry equal marks UNIT-I 1. Modify the following decimal numbers to the bases indicated. a) i) 7562 to octal. 2 Marks ii) 1938 to hexadecimal. 2 Marks iii) 175 to binary 2 Marks Explain the floating-point representation. 6 Marks (OR) Discuss in detail the fixed-point representation. 2. 12 Marks UNIT-II) Draw and explain the logical configuration of shift registers with parallel 12 Marks 3. load. (OR) a) Explain integrated circuits of digital components. 4. 6 Marks b) Sketch the encoder and draw the truth table for it. 6 Marks (UNIT-III) Compare branch instruction, call subroutine instruction and a program 12 Marks 5. interrupt. (OR) 6. Explain data manipulation instructions of a computer. 12 Marks UNIT-IV) 7. List different phases of instruction cycle and explain the first phase in 12 Marks detail. (OR) 8. Sketch and explain the control unit of a basic computer. 12 Marks UNIT-V Assess the DMA transfer technique with the block diagram. 9. 12 Marks (OR) Define cache memory. Explain different mapping procedures in the 12 Marks 10. organization of cache memory with suitable example.

(A) (A) (A)