CSE 350

Digital Electronics and Pulse Techniques

Lab Report

Experiment No: 02

Implementing Diode Logic (DL) gates

Submitted by:

Name – Fariha Rahman

ID - 19101038


Section - 04


Department - CSE


Fall 2021


BRAC UNIVERSITY











FARIHA (19101038) 350 - Lob 2

Nond	Grate	(Table 1)
L 12	1.0	COOLE

	121					1	7.			\
	th Mb	Inputs	Von	VDR	Vp.	Yr.	Il	Vb	.>.	1
	0	0	0.657	0.657	0.657	002	1-72×1511	- 517	5	1
- 1	-	1	0.95-	- 4.33	0,675	.002	1-72×1011	-5	5 .	
1		0	-4.33	0.675	0.675	0.002	1-72X154	- 5	5	
1	AND O	nate	AC 7051	-2.851	2.148	0.001	.007	. 817	095	


WHIND hate As Inverter (lable 2)

,	- Collection				
Input A	FUBUR B	V	Vb	λ	(G)
10	ady 001.0.	1675	55	5	
10	A PARTIE A STATE OF	2,148	.817	1.095	113

Reports

Answer to the Ouestion No-1


When both of the inputs of the likevit are HGH then the active Part 1s shown below.



And to the Question No 2

In Table 2), when so we set Input A-HIGH and When In Input b is LOW, DA was OFF and diote DR was turned ON. So, at p note the voltage, up was approximately 0.7 V. on As we know to turn on the Q, trasista We have to snike at least 2.1 volt at prodeP. But, we did not achieve it & in this case. which conclude a, was on Cut off mode and we get 5 1.4 KnH in the output. Also, When Topid B = HIGH, dide DA, DR. will be off. so, vp-will be approximately 2.1 v. That neons the Enonsister wis is in Sutnation. mode. A When transistor is in saturation mode we get 0.1/0°21 r from the collection em in Her Junction on (close to D). So, well: get 0 / Low from autput. This is why ARTWEETEROND voide Op NAND gette com be used as And Inverter. out by a surge line from gov

Scanned with CamScanner



When the both inputs me low for 0 volt, DA, BB will be ON. so, No will be approximately 0,700 whoch is less than (8+.7+7) ov = 22 volt.

0.3 v is base emitter voltage. 0.7 v is conducting rollage took diode. So, Q1 will be on Cut off mode iso, no current will pass and the output will be #5/ High.

: When any of the most B tigh. Dets consider, A=

tigh and B=low, Bo, DA=OFF, PB=ON.

So, VP ~ O.7 V Which is the less than 22 v

so, we can my that go will be in Cutoff and so, No conent will pass and the order will be

High/5v.

Some will happen when the low and Beltigh Therefore, when both the injuts are high, they DA = DB = OFF. So, the I (went) will so through Do and Dr dide and al mansistre. @10, Di will be in Sutmution Mode. Si, or utrul = Low. This is how NAND operations are performed Anstothe westion No-43 From protects simulation, I of the input is nig then, VB = -0.5.V. So, VB=-0.3 [VE TO] and VC= 5 v. So, VE > VB and VC> VB. Assessed december 50, 9, will be cutoff. Arrs. to the Question No-5

when one of the inputs one High which is 5v. We get an output of 5v which is High.

So, The maximum input is 5volts.