CSE 350

Digital Electronics and Pulse Techniques

Lab Report

Experiment No: 01

Implementing Diode Logic (DL) gates

Submitted by:

Name – Fariha Rahman

ID - 19101038

Section - 04

Department - CSE

Fall 2021

BRAC UNIVERSITY



Objective:

- 1. Construction of DL gates.
- 2. Understanding the Circuit Operation.

Circuit Diagram:




Fig 1: OR gate

Fig 2: AND gate






Fig 3: INVERTER for positive logic


Circuits:

OR GATE





AND GATE





INVERTER





| 12 | 1 | | | | U VALLE | 1 1 11 | |
|----------|---|----|-------------------|-------|----------------|----------------|----------------|
| 1 | A | VB | VR, | VRI | IRI | In | Y= VR |
| <u>C</u> |) | 0 | 5-XI 0-9 | | 1-19532×1020 | 1.19332 XIO 20 | 1.3866 × 10-15 |
| 6 | 5 | 5 | 5 30 064xi | 8 500 | 4.433.86× 1612 | 4.4238 X 155 | 4.42386 |
| | 5 | 0 | | | 9 4.4 238 XIB | | |
| - | 5 | 5 | | | | | 4.44252 |

AND CATES

| 9 | | | The state of | 1 1 1 2 1 | the said | | 1 | |
|---|----|----|--------------|-----------|--|-------------|-----------|---|
| | VA | VB | Ve | VPL | IR, | IR2 | Y=Vr | |
| | | Q | 2.226 ×166 | 2.26×10-6 | 2.221 1/05 | 5.221 CX KD | 0.55 7478 | _ |
| | Q | 5 | 8.228×106 | 0 | 9.4247105 | 9.433X151L | 6,576135 | |
| | 5 | 0 | 00 | | The same of the sa | 4.423×10 | 0 576136 |) |
| Ì | 5 | 5 | 500 | 6 | 5×10-2 | 5×10-12 | 5 | |

man of whole or the replace

Interter &

V: VR, VR2 VRC II & I2 I3 IRC V

04.34×10 0.652 5 (.4.34×105 4.34×105 3.9×1012 2.229×1011 - 5 11

5 4.99 0.7033 0.1081 0.0002.86 5.1×105 0.0002.94 0.002222 0.10817 etil millowing out some of talignon first bout bourses it

TOSTICO SOLVENTO POLICIO COLVENTO DO DESCRIPTION O DESCRIP

I WAXIOLY TOXAL

at the on pate of the wat a before.

& Shirt in A

Keport:

DWhen both inputs are O (Low), both of the dide will be on forward blas. So, they will conduct current. The autrut will be closer to iemo. When one input high(1) and another 6w(0) which com make Di impo was one or into forward plan. output will be closer to zero. In another cone, if we turn one core input by low (1) and arother high (1) then the output will also be the same as the previous cost. Hence, for the It scenario if we take both High (!), then it will make the diodes in neverse lies so, the ensured will be closen to 5

(2) 24 VN=VB= 6V, VR=5V

Of grate &

| | , 51 | 10 1001 | | | | | |
|---|------|---------|--------------|--|---|--|------------|
| | VA | VR | Ve Va | A VRI | IR | JR2 | VR |
| _ | - | 1 | 1 | 0 | 1.4321520 | 1.43 × 10-20 | 1-66810-15 |
| _ | 0 | 0 | 0 | | - n | 19 | T 4.(19 |
| | 0 | 5 | 4.09×10-10 | 4×10-3 | J. 4.2 KIO'L | 5.420109 | 5. 41619 |
| | _ | | 14 > 1 0 - 3 | 9.09×1510 | 5.42×159 | -5.42×10-12 | 7.41619 |
| | Ю | | 1 4 1 | THE RESERVE OF THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE OWNER | A Country and a second | A COUNTY OF THE PROPERTY OF THE PARTY OF THE | T T. (2(22 |
| | 6 | حر | 7.078183 | 2-07M63 | 2-72 1/05 | J. 7 - X10 | 3,43603 |

It is observed that the it does not change the functionality of the OR gate. It will work as before.

And Crate ?

| | <u> </u> | | 000 | TO | 7 2 | Vp | |
|-------|----------|--|--|--|---|------------|-------------------|
| M | VB | 194 | 1.69VIC | -2-2. Y 105 | -2. 221 X105 | 0,558317 | |
| 0 | 6 | COMPANIE OF THE PROPERTY OF THE PARTY OF THE | of the state of th | 9.47 ria-5 | 1.19 810-4 | 0,577806 | - The Spine Spine |
| 0 | 6 | 4.42464 | 4.42961 | 1.14x1611 | -4.44105 | 0.577866 | |
| 6 | 0 | | | The state of the s | WHEN PERSON NAMED IN COLUMN 2 IS NOT THE OWNER, THE OWNER, THE PERSON NAMED IN COLUMN 2 IS NOT THE OWNER, THE | | |
| 6 | 6 | O | U | 1.01/10/2 | 7. 101 × 10-12 | 5 | |
| TI IL | alco d | loesn't (| hange the | e tunctions | 11/12 POIT | will work. | |

(3) The function of RL=100K 1s to conduct the envent value of the at the bone emitter junction. It liked the mode of the transisten the truspe truspe traited jare as it prevents excessive current to flow through the bone emitter thankfor. So, for this POUX resistance one portion of the II current wis joing though I 2 and other parties of it is joing through the base emitter junction of the transisten:

DIn the inventor circuit, when input is high (5), VBF=0.7031 which is closer to+ 0.3. And, VCF=0.108 which is closer to 0.5. So, use can say that when input is high, the transistor oill be operating in saturation made. However, when input is low(0), IB=-3. Px10-12 mA, IC=1.72×10-14 mA, IE=5. ax10-12 which are closer to zero. We unsw, in Cutoff made, all court = 0 mA, and vBO.7) VE(0), VB(0,7) > VC(0,1) V when the input is high. So, we can say from our proteus observation their transistor will be operation in Subnation an(high) and cutoff (low) region in inventor circuit

