CSE 350

Digital Electronics and Pulse Techniques

Lab Report

Experiment No: 03

Study of a TTL NAND gate with totem pole output

Submitted by:

Name – Fariha Rahman

ID - 19101038


Section - 04


Department - CSE


Fall 2021

BRAC UNIVERSITY












Table:

					73.5				AND STREET	1 4	2 1 1
	Ingul	Inent	Inut	Input	Vo	ν_i	V2 .	<i>V</i> ₃	V4	75	V
1	0	0	0	V _R	4.6131L 0-00927	0.71734	1-94527	7·175x18 1·03914	1-13169	0.57123	4-997
	0	1	0	5	4.61312	0,755312	0.04941	7.2375	5	4.80319	5
	1	0	5	0	4.61312	0.755312	0.04941	7.23×169	5.	4.80314	5
		١	5	- Contract of the last of the	distribution bearing	2.65541		X.		0,57123	4.997

Answer to the Question No-1


When one of the inputs one Low, T, or Iz or both thomsisters will go in SATURATION Made and a small amount of current will flow from the base of T3. So To will be in cut off made and that will cause Ta to be in cuttoff mode too. To will be in Active mode as 5 V at base and positive voltage in emitter. So we will get "High" Littage from the output termiand. Again, when both of the inputs one High ti, Tz will be in reverse activier Made. To will be in SAT and & To will also be in SAT, To will sein cut off mode. So, the output will be Logic Low. Therefore, the given circuit will be wonked an a NAND gertes. Seconse in NAND gerte de when we amy of the input is Low, we get thigh and both in the higher, we get LOW in the

this wer to the Question No- 2:

Totam pole stage refers to push-pull output consistings of two complementary tromsisters. Because of this proh-PW configuration the circuit configuration is known as toten pole structure. The advantage of totem pole output is, it decreases low to high transition time while not increasing prover dissipation pacapantionally.

Answer to the anestion No-3 &

When both the inputs are low, the active pantion will be-



Answer to the auestion No-40

The function of T3 thansiston is switching to supply Voltage to one output transister (T4/6 T5) at a time. When any of the input is Low, 75 will be en cutoff. In will be cutoff and by will be in active mode.

When both Inputs we Itigh, To will be in SAT.

Therefore, when one of the Transistor (14/15)

is in SAT mode, the one will will

be in cut of mode and vice versa.

Answer to the alestron No-I's

If the diode Di is not used then the impute one High.

To will go be in active mode and it cannot pull low to high output voltage. To keep it in aut off made at that stage. Di diebe

Answer to the Question No-6

When at least one input is low, the mode operation of To thomosiston will be "active".

Answer to the austion No-7




fig: TTL NOR gute with Totem pole output stage.