BRAC UNIVERSITY

Department of Electrical and Electronic Engineering CSE350: Digital Electronics and Pulse Techniques

Experiment No: 1

Implementing Diode Logic (DL) gates

Objective:

- 1. Construction of DL gates.
- 2. Understanding the circuit operation

Circuit Diagram:




Fig 1: OR gate

Fig 2: AND gate




Fig 3: INVERTER for positive logic

Simulation tasks:

- 1. For DL OR and AND gate, assume the resistor value to be XXX where XXX is the last 3 digits of your student ID
 - 1. Then draw the circuit as shown in Fig: 1,2 & 3 (In proteus)
 - 2. Fill up the following table for OR gate, AND gate and inverter

V_{A}	$V_{\rm B}$	V_{R1}	V_{R2}	I_{R1}	I_{R2}	$V_R=Y$

V_{A}	$V_{\rm B}$	V_{R1}	V_{R2}	I_{R1}	I_{R2}	$V_R=Y$	

OR Gate


AND Gate

	Vi	V_{R1}	V_{R2}	V_{RC}	I_1	I_2	I _B	I_{C}	Y
Ī									

Inverter

Report:

- 1. Explain the operation of diode AND circuit.
- 2. (For both circuits) Will the diodes D_1 and D_2 will work, if $V_A=V_B=6V$ and $V_R=5V$? (use Proteus to change input voltage levels and observe the output)
 - 3. What is the function of R2 = 100k at the base of an inverter in figure 3?
- 4. Verify that the transistor will be operating in the saturation and cutoff region in two cases for the inverter circuit (Use Proteus Data for verification)
 - 5. Assuming OR gate, Draw the output



Reference: Microelectronics: Digital and Analog Circuits and Systems by Jacob Millman.

Page- 125-132