

# CSE 350

## Digital Electronics and Pulse Techniques

### Lab Report

#### Experiment No: 03

Study of a TTL NAND gate with totem pole output

#### Submitted by:

Name – Fariha Rahman

ID - 19101038



Section - 04

Department - CSE

Fall 2021

BRAC UNIVERSITY









Table:

Input A	Input B	Input $V_A$	Input $V_B$	$V_0$	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$
0	0	0	0	4.61312 <del>0.00927</del>	0.717354 <del>1.94527</del>	0.007691 <del>1.94527</del>	7.175x10 <sup>-9</sup> <del>1.03914</del>	5 <del>1.13169</del>	4.80314 <del>0.57123</del>	5 <del>4.997</del>
0	1	0	5	4.61312	0.755312	0.04991	7.23x10 <sup>-9</sup>	5	4.80314	5
1	0	5	0	4.61312	0.755312	0.04991	7.23x10 <sup>-9</sup>	5	4.80314	5
1	1	5	5	0.00927	2.65541	1.94527	1.03914	1.13169	0.57123	4.997

Answer to the Question No - 1

When one of the inputs are Low,  $T_1$  or  $T_2$  or both transistors will go in SATURATION Mode. and a small amount of current will flow from the base of  $T_3$ . So,  $T_3$  will be in cut off mode and that will cause  $T_4$  to be in cutoff mode too.  $T_5$  will be in Active Mode as 5V at base and positive voltage in emitter. So we will get "High" voltage from the output terminal.

Again, when both of the inputs are High,  $T_1, T_2$  will be in reverse active Mode.  $T_3$  will be in SAT and  $T_4$  will also be in SAT,  $T_5$  will be in cut off mode. So, the output will be Logic Low.

Therefore, the given circuit will be worked as a NAND gate. because in NAND gate when any of the input is Low, we get High and both inputs are High, we get Low in the output.




### Answer to the Question No-2 :

Totem pole stage refers to push-pull output consisting of two complementary transistors. Because of this push-pull configuration, the circuit configuration is known as totem pole structure. The advantage of totem pole output is, it decreases low to high transition time while not increasing power dissipation proportionately.

### Answer to the Question No-3 :

When both the inputs are low, the active portion will be-



### Answer to the Question No-4 :

The function of  $T_3$  transistor is switching to supply voltage to one output transistor ( $T_4$  /  $T_5$ ) at a time. When any of the input is low,  $T_3$  will be in cutoff.  $T_4$  will be cutoff and  $T_5$  will be in active mode.

When both inputs are High,  $T_3$  will be in SAT.  
 $T_4$  will also be in SAT and  $T_5$  will be in cut off mode.  
Therefore, when one of the transistors ( $T_4$  /  $T_5$ )  
is in SAT mode, the other one will be in cut off mode and vice versa.

Answer to the Question No-5:

If the diode  $D_1$  is not used then the inputs are High  
 $T_5$  will be in active mode and it cannot  
pull low to high output voltage. To keep it  
in cut off mode at that stage  $D_1$  diode  
is used.

Answer to the Question No-6

When at least one input is low, the mode  
operation of  $T_5$  transistor will be "active".

# Answer to the Question No-7




Fig: TTL NOR gate with Totem pole output stage.