

# CSE 350

## Digital Electronics and Pulse Techniques

### Lab Report

#### Experiment No: 01

Implementing Diode Logic (DL) gates

#### Submitted by:

Name – Fariha Rahman

ID - 19101038

Section - 04

Department - CSE

Fall 2021

BRAC UNIVERSITY



## Objective:

1. Construction of DL gates.
2. Understanding the Circuit Operation.

## Circuit Diagram:




Fig 1: OR gate




Fig 2: AND gate








Fig 3: INVERTER for positive logic

## Circuits:



### OR GATE



### AND GATE



# INVERTER





Data Table :

OR Gate :

$V_A$	$V_B$	$V_{R1}$	$V_{R2}$	$I_{R1}$	$I_{R2}$	$Y = V_R$
0	0	$5 \times 10^{-9}$	$5 \times 10^{-9}$	$1.1932 \times 10^{-20}$	$1.1932 \times 10^{-20}$	$1.3866 \times 10^{-15}$
0	5	$5.0004 \times 10^{-9}$	0	$4.4386 \times 10^{-12}$	$4.4238 \times 10^{-5}$	4.42386
5	0	0	$5.0004 \times 10^{-9}$	$4.4238 \times 10^{-5}$	$4.4386 \times 10^{-12}$	4.42386
5	5	0	0	$2.221 \times 10^{-5}$	$2.221 \times 10^{-5}$	4.44252

AND GATE :

$V_A$	$V_B$	$V_{R1}$	$V_{R2}$	$I_{R1}$	$I_{R2}$	$Y = V_R$
0	0	$2.226 \times 10^{-6}$	$2.26 \times 10^{-6}$	$2.221 \times 10^{-5}$	$2.2216 \times 10^{-5}$	0.557478
0	5	$4.428 \times 10^{-6}$	0	$4.424 \times 10^{-5}$	$4.433 \times 10^{-12}$	0.576135
5	0	0	$4.428 \times 10^{-6}$	$4.433 \times 10^{-12}$	$4.423 \times 10^{-5}$	0.576136
5	5	0	0	$5 \times 10^{-12}$	$5 \times 10^{-12}$	5


Inverter :

$V_i$	$V_{R1}$	$V_{R2}$	$V_{RC}$	$I_1$	$I_2$	$I_3$	$I_{RC}$	$V_o$
0	$4.34 \times 10^{-6}$	0.652	5	$4.34 \times 10^{-5}$	$4.34 \times 10^{-5}$	$3.19 \times 10^{-12}$	$2.229 \times 10^{-11}$	5
5	4.99	0.703	0.109	0.000286	$5.7 \times 10^{-5}$	0.0002294	0.00222257	0.10817



## Report:

- ① When both inputs are 0 (Low), both of the diodes will be on forward bias. So, they will conduct current. The output will be closer to zero. When one input is high (1) and another low (0) which can make  $D_1$  into reverse bias and  $D_2$  into forward bias. So, it will conduct current. So, therefore, the output will be closer to zero. In another case, if we take one case input high (1) and another high (1) then the output will also be the same as the previous case. Hence, for the 4th scenario if we take both High (1), then it will make the diodes in reverse bias so, the <sup>output</sup> ~~current~~ will be closer to 5



AND Gate

- ② If  $V_A = V_B = 6V$ ,  $V_R = 5V$

OP Gate:

$V_A$	$V_B$	$V_{R1}$	$V_{R2}$	$I_{R1}$	$I_{R2}$	$V_R$
0	0	0	0	$1.43 \times 10^{-20}$	$1.43 \times 10^{-20}$	$1.66 \times 10^{-15}$
0	6	$4.09 \times 10^{-10}$	$4 \times 10^{-3}$	$5.42 \times 10^{-12}$	$5.42 \times 10^{-9}$	5.41619
6	0	$4 \times 10^{-3}$	$4.09 \times 10^{-10}$	$5.42 \times 10^{-9}$	$5.42 \times 10^{-12}$	5.41619
6	6	$2.07 \times 10^{-3}$	$2.07 \times 10^{-3}$	$2.72 \times 10^{-5}$	$2.72 \times 10^{-5}$	5.43603

It is observed that it doesn't change the functionality of the OR gate. It will work as before.

And Gate:

$V_A$	$V_B$	$V_{R1}$	$V_{R2}$	$I_{R1}$	$I_{R2}$	$V_R$
0	0	$1.69 \times 10^3$	$1.69 \times 10^3$	$-2.2 \times 10^5$	$-2.21 \times 10^5$	0.558317
0	6	4.42464	0	$-4.42 \times 10^5$	$2.14 \times 10^{-4}$	0.577806
6	0	0	4.42464	$1.14 \times 10^{-11}$	$-4.4 \times 10^5$	0.577806
6	6	0	0	$7.01 \times 10^{-12}$	$7.101 \times 10^{-12}$	5


It is also doesn't change the functionality so it will work.



③ The function of  $R_L = 100k$  is to control the current value of  $I_B$  at the base emitter junction. It fixed the mode of the transistor. ~~The base emitter junction~~ as it prevents excessive current to flow through the base emitter junction. So, for this  $100k$  resistance one portion of the  $I_1$  current is going through  $I_2$  and other portion of it is going through the base emitter junction of the transistor.

④ In the inverter circuit, when input is high (5),  $V_{BE} = 0.703V$  which is closer to  $0.8$ . And,  $V_{CE} = 0.108$  which is closer to  $0V$ . So, we can say that when input is high, the transistor will be operating in saturation mode. However, when input is low (0),  $I_B = -3.97 \times 10^{-12} mA$ ,  $I_C = 1.72 \times 10^{-11} mA$ ,  $I_E = 5.4 \times 10^{-12}$  which are closer to zero. We know, in cut-off mode, all current  $= 0 mA$ , and  $V_B(0.7) > V_E(0)$ ,  $V_B(0.7) > V_C(0.1)V$  when the input is high. So, we can say from our previous observation that transistor will be operating in saturation (high) and cutoff (low) region in inverter circuit.

⑤



OR:

