


Fariha Rahman ID: 19101038 Section 10 Lab Assignment 3

Problem 2







File Edit Insert View Simulate Help 0 A В **∌** ∌ D O नदं नदं 🕸 事 事 章 C D W=1.0u L=0.12u W=1.0u L=0.12u CMOS 0.12um from "default.tec" 33°C Cloudy へ 🔹 ENG 🦃 🕬 拉 11:05 PM 4/28/2022 🔡 🔎 📠 🗩 😂 📜 🔯 🧔 💼 🗷 🛦 🔡

FARIHA RAHMAN ID: 19101038 SECTION:10

PROBLEM2:

From these groups we get the expression, Y=A'BCD'+AD+B'D+ABC'

Now from the timing diagram, lets choose two timestamp that is t=150ns where output Y=1 and t=200ns where Y=0 for the explanation.

At t=150ns from timing diagram A=1, B=1, C=0, D=0 and Y=1. In this case we see from the K-map at position CDAB=0011, the cell value is 1. That means here we have an output high. Now from logic function,

Y=A'BCD'+AD+B'D+ABC'=1

So, both the logic expression's value and timing diagram value are matched for Y=1 case.

At t=200ns from timing diagram A=0, B=0, C=1, D=0 and Y=0. In this case we see from the K-map at position CDAB=1000, the cell value is 0. That means here we have an output low.

Now from logic expression,

Y=A'BCD'+AD+B'D+ABC'=0

So, both the logic expression's value and timing diagram value are matched for Y=0 case also.

Problem 1

