


# Fariha Rahman

## ID: 19101038


### Section 10

### Lab Assignment 3

## Problem 2




Timing diagrams of C:\Users\Fariha Rahman\Desktop\dsch2 (Experiment 4, 5)\Export dsch2\Export dsch2\Export dsch2\P2\_19101038.sch



Dsch2 - example

File Edit Insert View Simulate Help



Simulation Control

▶ ◻ ◻ ◻ Fast Slow

☒ Show wire state ☐ Show pin state



Running, absolute time=510.000ns, CPU time=11s

Circuit OK



Dsch2 - C:\Users\Fariha Rahman\Desktop\dsch2 (Experiment 4, 5)\Export dsch2\Export dsch2\Export dsch2\P2\_19101036.sch

File Edit Insert View Simulate Help



Symbol library X

Basic Advanced



ready...



Circuit OK



ENG US 8:41 PM 4/28/2022

Dsch2 - C:\Users\Fariha Rahman\Desktop\dsch2 (Experiment 4, 5)\Export dsch2\Export dsch2\Export dsch2\p2\_19101036.sch

File Edit Insert View Simulate Help



Symbol library X

Basic Advanced




ready...

Circuit OK



ENG US 8:46 PM 4/28/2022

OR4



Symbol library

Basic Advanced

View all the schema

CMOS 0.12um from "default.tec"

33°C  
Cloudy



ENG  
US

11:05 PM  
4/28/2022

FARIHA RAHMAN

ID: 19101038

SECTION:10

## PROBLEM2:

From these groups we get the expression,

$$Y=A'BCD'+AD+B'D+ABC'$$

Now from the timing diagram, lets choose two timestamp that is  $t=150\text{ns}$  where output  $Y=1$  and  $t=200\text{ns}$  where  $Y=0$  for the explanation.

At  $t=150\text{ns}$  from timing diagram  $A=1$ ,  $B=1$ ,  $C=0$ ,  $D=0$  and  $Y=1$ . In this case we see from the K-map at position  $CDAB=0011$ , the cell value is 1. That means here we have an output high.

Now from logic function,

$$Y=A'BCD'+AD+B'D+ABC'=1$$

So, both the logic expression's value and timing diagram value are matched for  $Y=1$  case.


At  $t=200\text{ns}$  from timing diagram  $A=0$ ,  $B=0$ ,  $C=1$ ,  $D=0$  and  $Y=0$ . In this case we see from the K-map at position  $CDAB=1000$ , the cell value is 0. That means here we have an output low.

Now from logic expression,

$$Y=A'BCD'+AD+B'D+ABC'=0$$

So, both the logic expression's value and timing diagram value are matched for  $Y=0$  case also.



# Problem 1





Dsch2 - C:\Users\Fariha Rahman\Desktop\dsch2 (Experiment 4, 5)\Export dsch2\Export dsch2\d\_flipflop\_19101038.sch

File Edit Insert View Simulate Help



ready...

Circuit OK.



Timing diagrams of C:\Users\Fariha Rahman\Desktop\dsch2 (Experiment 4, 5)\Export dsch2\Export dsch2\Export dsch2\P1\_19101038.sch

