

RAM

Test plan:

Function	How to test
Reset	Make assertions on values after reset
Write address	Assert if the din [9:8]==00 the next will be write data which is din[9:8]==01
Read address	Similar constrain input and cover point then make assertions
Write data	Similar constrain input and cover point then make assertions
Read data	Similar constrain input and cover point then make assertions

Run.do file:

```
vlib work
vlog -f src_files.txt
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave -position insertpoint sim:/top/ram_regif/*
coverage save ram.ucdb -onexit
run -all
```

Constrains randomization to input:

```
constraint rst_n_c {
    rst_n dist {1:=99 , 0:=1};
}

constraint rx_valid_c {
    rx_valid dist {1:/90 , 0:/10};
}

constraint din_9_8_c {
    (old_value_9_8_din==2'b00) -> din[9:8] == 2'b01 ;
    (old_value_9_8_din==2'b10) -> din[9:8] == 2'b11 ;
    (old_value_9_8_din==2'b01|old_value_9_8_din==2'b11) -> din[9:8] dist {2'b00:/50 , 2'b10:/50} ;
}
```

Constrain din [9:8] if the previous randomization is 00 next to be 10. (Write flow)

Constrain din [9:8] if the previous randomization is 10 next to be 11. (Read flow)

Code coverage:

Coverpoint rx_valid_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin zero	109	1	-	Covered
bin one	891	1	-	Covered
Coverpoint tx_valid_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
bin tx_0	783	1	-	Covered
bin tx_1	217	1	-	Covered
bin tx_trans_0_1	217	1	-	Covered
bin tx_trans_1_0	216	1	-	Covered
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				

Cover groups form Questa:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/ram_coverage_pk...		100.00%							
TYPE cg		100.00%	100	100.00...	<div></div>	✓	auto(0)		
CVP cg::re...		100.00%	100	100.00...	<div></div>	✓			
CVP cg::di...		100.00%	100	100.00...	<div></div>	✓			
CVP cg::rx...		100.00%	100	100.00...	<div></div>	✓			
CVP cg::tx...		100.00%	100	100.00...	<div></div>	✓			
INST \ra...		100.00%	100	100.00...	<div></div>	✓			0
CVP re...		100.00%	100	100.00...	<div></div>	✓			
CVP din...		100.00%	100	100.00...	<div></div>	✓			
CVP rx...		100.00%	100	100.00...	<div></div>	✓			
CVP tx...		100.00%	100	100.00...	<div></div>	✓			












Assertion’s coverage:

Assertion Coverage:			
Assertions	5	5	0 100.00%

Name	File(Line)	Failure Count	Pass Count

/ram_top/dut/ram_sva_instan/assert__read_address_next_read_data	ram_sva.sv(46)	0	1
/ram_top/dut/ram_sva_instan/assert__write_address_next_write_data	ram_sva.sv(37)	0	1
/ram_top/dut/ram_sva_instan/assert__tx_remain_low_to_nextRead	ram_sva.sv(28)	0	1
/ram_top/dut/ram_sva_instan/assert__check_tx_valid_transition	ram_sva.sv(19)	0	1
/ram_top/dut/ram_sva_instan/assert__check_reset	ram_sva.sv(10)	0	1
Directive Coverage:			
Directives	5	5	0 100.00%

Assertions from Questa sim:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Pe
 /uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed__1735	Immediate	SVA	on	0	0	-	-	
 /uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed__1775	Immediate	SVA	on	0	0	-	-	
 /Wr_Data_seq::write_data_sequence::body/immed__30	Immediate	SVA	on	0	1	-	-	
 /Rd_Data_seq::read_data_sequence::body/immed__30	Immediate	SVA	on	0	1	-	-	
 /Rd_Addr_seq::read_address_sequence::body/immed__26	Immediate	SVA	on	0	1	-	-	
 /Wr_Addr_seq::write_address_sequence::body/immed__27	Immediate	SVA	on	0	1	-	-	
 + /top/DUT/ram_sva_instan/assert__check_reset	Concurrent	SVA	on	0	1	-	0B	
 + /top/DUT/ram_sva_instan/assert__check_tx_valid_transition	Concurrent	SVA	on	0	1	-	0B	
 + /top/DUT/ram_sva_instan/assert__tx_remain_low_to_nextRead	Concurrent	SVA	on	0	1	-	0B	
 + /top/DUT/ram_sva_instan/assert__write_address_next_write_data	Concurrent	SVA	on	0	1	-	0B	
 + /top/DUT/ram_sva_instan/assert__read_address_next_read_data	Concurrent	SVA	on	0	1	-	0B	


Assertions in code:

```

1 module ram_sva (RAM_if.ASSERTIONS r_if);
2 // this file will contain all the system verilog assertions.
3 // check on the sequence that you know that it must achived.
4
5 /*****
6 property check_reset ;
7     @(posedge r_if.clk) $fell(r_if.rst_n) |-> (r_if.tx_valid==0) ;
8 endproperty
9
10 assert property (check_reset) ;
11 cover property (check_reset) ;
12 /*****/
13
14 /*****/
15 property check_tx_valid_transition ;
16     @(posedge r_if.clk) disable iff(!r_if.rst_n) (r_if.din[9:8]==2'b11)&&(r_if.rx_valid) |> $rose(r_if.tx_valid) ;
17 endproperty
18
19 assert property (check_tx_valid_transition) ;
20 cover property (check_tx_valid_transition) ;
21 /*****/
22
23 /*****/
24 property tx_remain_low_to_nextRead ;
25     @(posedge r_if.clk) disable iff(!r_if.rst_n) (r_if.tx_valid) |> ((!r_if.tx_valid) throughout (r_if.din[9:8]==2'b11)[->1]) ;
26 endproperty
27
28 assert property (tx_remain_low_to_nextRead) ;
29 cover property (tx_remain_low_to_nextRead) ;
30 /*****/
31
32 /*****/
33 property write_address_next_write_data ;
34     @(posedge r_if.clk) disable iff(!r_if.rst_n) (r_if.din[9:8]==2'b00) |> (r_if.din[9:8]==2'b01) ;
35 endproperty
36

```

Results on wave form:



Bug report:

```
reg [7:0] WRITE_ADD, READ_ADD;
reg [7:0] mem[255:0];
integer i;
always@(posedge clk or negedge rst_n) begin
  if(rst_n==0) begin
    dout<=0;
  end
  else if(rx_valid==1) begin
    if(din[9:8]==2'b00)
      WRITE_ADD<=din[7:0];
    else if(din[9:8]==2'b01)
      mem[WRITE_ADD]<=din[7:0];
    else if(din[9:8]==2'b10)
      READ_ADD<=din[7:0];
    else if(din[9:8]==2'b11) begin
      dout<=mem[READ_ADD];
      tx_valid<=1;
    end
  end
end
end
endmodule
```

- 1- tx_valid must be low for all cases except read data .
- 2- on reset WRITE_ADD<=0; READ_ADD <=0; should be zero .
- 3- also we should handle the case if rst_n = 1 and rx_valid not equal =1 ;

code after correctness:

```
1  module spi_ram(din , rx_valid , clk , rst_n , tx_valid , dout);
2
3  input [9:0] din;
4  input rx_valid;
5  input clk,rst_n;
6  output reg tx_valid;
7  output reg[7:0] dout;
8
9  reg [7:0] WRITE_ADD,READ_ADD;
10 reg[7:0] mem[255:0];
11 integer i;
12 // this design will be more better if we change the design to be case statement
13 always@(posedge clk or negedge rst_n) begin
14 if(!rst_n) begin
15     tx_valid<=0 ;
16     WRITE_ADD<=0 ;
17     READ_ADD <=0 ;
18 end
19 else if(rx_valid) begin
20     if(din[9:8]==2'b00)
21     begin
22         WRITE_ADD<=din[7:0];
23         tx_valid<=0;
24     end
25
26     else if(din[9:8]==2'b01) begin
27         mem[WRITE_ADD]<=din[7:0];
28         tx_valid<=0;
29     end
30
31     else if(din[9:8]==2'b10) begin
32         READ_ADD<=din[7:0];
33         tx_valid<=0;
34     end
35
36     else if(din[9:8]==2'b11) begin
37         dout <= mem[READ_ADD];
38         tx_valid<=1;
39     end
40 end
end
```

SPI


Run.do file:

```
vlib work
vlog -f src_files.txt
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave -position insertpoint sim:/top/ram_regif/*
coverage save spi.ucdb -onexit
run -all
```

Cover groups form Questa:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Cd
/spi_coverage_pkg/spi_coverage		100.00%							
TYPE cg		100.00%	100	100.00...		✓	auto(0)		
CVP cg::reset_cp		100.00%	100	100.00...		✓			
CVP cg::MOSI_cp1		100.00%	100	100.00...		✓			
CVP cg::MOSI_cp2		100.00%	100	100.00...		✓			
CVP cg::SS_n_cp		100.00%	100	100.00...		✓			
INST \spi_coverage_pkg::spi_c...		100.00%	100	100.00...		✓			0
CVP reset_cp		100.00%	100	100.00...		✓			
CVP MOSI_cp1		100.00%	100	100.00...		✓			
CVP MOSI_cp2		100.00%	100	100.00...		✓			
CVP SS_n_cp		100.00%	100	100.00...		✓			

Results on wave form:



Bug report:

there wasn't any bugs