

Cache Hit : لو ال CPU طلب عنوان وطاق ال range موجود

Cache miss : لو طلب العنوان وطاق ال range موجود في ال range


فيه Levels من ال Cache memory بتتحدد من مدى قربها من ال Core

Cache Coherence : بيضمن ان ال اوامر التي تيرسل من ال Controller ال cache بتاعه يسامع باقي ال controllers


higher [RAM] Lower

Regfile > cache > memory > HDD [speed]

- FPU [Floating Point Unit] : Float بالرقم
- MPU [Memory Protection Unit] :



- MMU [memory management unit]



Data Buss → Bidirectional في الاتجاهين

رابع لل MP او جاي منه

Address Buss → unidirectional في اتجاه واحد


طالع فقط من MP

(*) Control Buss → 4 Lines يتصل في

↳ Active low [Active whe equal Zero]


(*) Archit

(1) von - Neumen 2 - one memory system





(2) Harvard :-

الوقت ليس له من indices Range



(*) I/O (harvard)



(*) Pipeline : instruction في نفس الوقت

- von - n → Can't support Pipelining

- Harvard → Can support Pipelining

- Risc → Can support Pipelining

- Cisc → can't support Pipelining

- Mips → Million - inst - Per - seconds

(*) Clock systems

→ electrical → RC - oscillator

→ mechanical → material

→ ceramic Resonator

→ crystal oscillator

ES ⇒ (memory mapped)

for exp: range of addresses → Device كل

→ (GPIO) → (Base) + (offset)

base → Peripheral إلى عنوان أول الـ

offset → Peripheral إلى Reg لكل الـ

Peripheral → [H.w circuit + Reg]

(*) Embedded sys Engineer ^{بشيء كامل} → TRM

[Tech - Ref - manual] → specs

Specs → TRM

↳ (memory map)

↳ Peripheral

① base address

② End

← كل الـ بجته ←
→ for peripheral

→ inside The peripheral → offset

• X or 0 → x

• X or 1 → 1

⊗ H.W Ports :-

⊗ Protocol

→ master

↳ two types → slave

→ AXI

type → AHB

↳ CHI

→ master initiate transaction → Read
→ write [Add-data-size]