SSI_library.v

```
timescale 1ns / 1ps
module AND( output O,
            input I1,I2);
            assign 0 = I1&I2;
            endmodule
module OR (output O,
           input I1,I2);
           assign 0 = I1|I2;
module NOT( output O,
            input I);
            assign 0 = \sim I;
            endmodule
module NAND(output reg 0,
            input I1,I2);
            always @(I1,I2) begin
            0 = \sim (I1&I2);
            endmodule
module NOR(output reg O,
            input I1,I2);
            always @(I1,I2) begin
                0 = \sim (I1|I2);
            endmodule
module EXOR(output 0,
            input I1,I2);
            LUT2 #(
                .INIT ( 4'b0110 )
```


```
.I0( I1 ),
    .I1( I2 ),
    .0 ( 0 )
 );
 endmodule
module EXNOR(output 0,
           input I1,I2);
            LUT2 #(
               .INIT ( 4'b1001 )
    .I0( I1 ),
    .I1( I2 ),
   .0 ( 0 )
 );
 endmodule
module TRI(input I,E,
           output 0);
           assign 0 = (E==1) ? (I) : (1'bz);
endmodule
```

Top_module.v

```
timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/13/2022 01:10:23 PM
// Module Name: Top module
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Top module(0,IN
   );
   output [7:0]0;
   input [15:0]IN;
   AND GATE1(.0(0[0]),.I1(IN[0]),.I2(IN[1]));
   OR GATE2(.0(0[1]),.I1(IN[2]),.I2(IN[3]));
   NAND GATE4(.0(0[2]),.I1(IN[4]),.I2(IN[5]));
   NOR GATE5(.0(0[3]),.I1(IN[6]),.I2(IN[7]));
   EXOR GATE6(.O(O[4]),.I1(IN[8]),.I2(IN[9]));
   EXNOR GATE7(.O(O[5]),.I1(IN[10]),.I2(IN[11]));
   TRI GATE8(.0(0[6]),.I(IN[12]),.E(IN[13]));
   NOT GATE3(.0(0[7]),.I(IN[14]));
endmodule
```

Top_module_tb.v

```
timescale 1ns / 1ps
module Top module tb;
   reg [15:0] inp;
   wire [7:0] out;
   integer i;
    Top_module uut(.0(out), .IN(inp));
    initial
    begin
       // inp1 =0 inp2=0
    inp=16'h00;
    #10
    // inp1=0 inp2=1
    for (i=0; i<14; i=i+2) begin
       inp[i]=0;inp[i+1]=1;
    #10
    // inp1=1; inp2=0; also changing not input from 0 to 1
   for (i=0; i<14; i=i+2) begin
        inp[i]=1;inp[i+1]=0;
    inp[14]=1;
   #10
    inp=16'b11111111111111;
    #10
    $finish;
endmodule
```



Input 0,1 and

Input 2,3 or

Input 4,5 nand

Input 6,7 nor

Input 8,9 exor

Input 10,11 exnor

Input 12,13 tri 13 is E port

Input 14 not



Output 0 and

Output 1 or

Output 2 nand


Output 3 nor


Output 4 exor


Output 5 exnor


Output 6 tri

Output 7 not //after 20ns I changed the input of the not gate










TECHNOLOGY SCHEMATIC




AND

Cell	Cell Properties		
= 0)_OB	UF[0]_inst_	<u>i_</u> 1
I1	10	O=I0	
0	0	0	
0	1	0	
1	0	0	
1	1	1	


OR

Cell Properties				
O_OBUF[1]_inst_i_1				
11	10	O=I0 + I1		
0	0	0		
0	1	1		
1	0	1		
1	1	1		


NAND




NOR




EXOR



EXNOR



NOT



Post-synthesis simulation model

INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/SSTU-01/deney-01/deney-01.sim/sim_1/synth/timing/xsim/top_module_tb_time_synth.v" into library xil_defaultlib

INFO: [VRFC 10-311] analyzing module Top_module

INFO: [VRFC 10-311] analyzing module glbl


INFO: [VRFC 10-2263] Analyzing Verilog file

"C:/Users/omer/Desktop/Dersler/EHB436E/SSTU-01/deney-01/deney-

01.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib

INFO: [VRFC 10-311] analyzing module top_module_tb

UTILIZATION SUMMARY IMPLEMENTATION



UTILIZATION SUMMARY SYNTHESIS


Report Utilization

Report Power

> Open Implemented Design

Schematic

IMPLEMENTATION



Utilization Available

Utilization (%)

LUT


∨ Slice LUTs (<1%)

IO and GT Specific

Utilization %


10.95

SYNTHESIS TIMING REPORTS



Maximum combinational path delay is 9.835ns

IMPLEMENTATION TIMING REPORT



Maximum combinational path delay is 11.356ns

In synthesis part using ideal components but in implementation part it uses the actual components.

My design does meet the expected results and works properly but maximum combinational path delay is too high.

Fan-in - Fan-out

Fan-in is the maximum input signal that logic cell can be fed and Fan-out is the maximum output signal that logic cell can feed.

LUT

Lookup Table is an array that can store truth tables. Using LUT can be faster compared the computation.

Set-up and Hold-time

Setup-time is the minimum stable input signal time required before the rising edge of the clock for it to be latched

Hold time is the minimum stable input time after clock's active edge.