CS223 – Digital Design


Ahmet Faruk Ulutaş

21803717

Section 1


Lab 4

Preliminary Work



State ence	100	State Transition Toble						
STATE	ENCO	DING	Current Stole 5		S Inputs	Next	Next State S	
<u>So</u>	000				11 4	So		
51	00				1 ×	1 30		
25 25	010	9			××	S1 52		
12	211		52		XX	1 -2		
CE	100		_ 53		XX	52		
35	101		54			Sy		
42	110				X 1 X 0	Su		
	111	-	_ 55		X O	54 55 58		
			- 56		XX	53	_	
		14	73		XX	So	-	
Output T						OUTPUT	encoding	
Current S	the	Outpu	4,			Output	Encado	
52 51	20	LAI	LAO	LBI	CBO		L110	
0 0	0	0	0	1	0	Green	00	
0 0	1	0	1	1	0	Ked	01	
0 1	0	1	0	1	0	100	10	
0 1	1	1	0	٥	1			
10	0	1	0	0	0			
10	1	1	0	0	1			
1 1	0	1	0	1	0			
1 1	1	0	1	1	0			

State Transition Toble with freeding
Current State 5 Inputs Next State 5'
52 S4 S0 SA 52 S2' S1' S0'
0 0 0 0 × 0 0 1
000 1 x 000
0 0 1 x × 0 1 0
010 xx 011
0 1 1 x × 10 0
1 0 0 X 0 10 1
100 × 1 100
1 0 1 X X 1 1 0 1 1 0 X X 1 1 1
111 × × 000
52 = 525, 50 + 525, + 5250
$S_1^{-1} = \overline{S}_2 \overline{S}_1 S_0 + \overline{S}_2 S_1 \overline{S}_3 + S_2 \overline{S}_1 S_3 + S_2 S_1 \overline{S}_4$
$S_0' = \overline{S_2} \overline{S_1} \overline{S_2} \overline{S_A} + S_1 \overline{S_0} + S_2 \overline{S_1} S_3 \overline{S_B}$
output Table with encoding
Curent State S Outputs
52 S, 50 LA LAO LEI LAO 0 0 0 0 0 0 10 LAI = 325 + 325 + 525
0 0 0 0 0 1 0 LM = \(\frac{1}{2}\) \(\frac{1}2\) \(\frac{1}2\) \(\frac{1}2\) \(\frac{1}2\) \(\frac{1}2\) \(\fr
0 1 0 1 0 1 0 100
0 1 1 1 0 0 1 61 = \$\vec{x}_1 \display 1 \vec{x}_1 \display 1 \vec{x}_2 \display 1 \vec{x}_1 \display 1 \vec{x}_2
0 1 0 1 0 1 0 1 61 = \(\bar{\xi} \), \(
1 0 1 0 1 0
1 1 1 0 1 1 0



B) We need as many flip flops as state variables. There are 3 variables here, so we need 3 flops.

C) To get 3 seconds from 100 mHz, we first know that the mhz is 10 ns. We write the 3 seconds in ns. This makes 3,000,000,000 ns. If we then divide this into 10 ns pieces, it makes 300,000,000 ns. module three_second_clock(input clock, reset, output clock_); integer maxRisingEdgeNumber <= 300000000;</pre> int counter <= 0; intial begin clock_ <= 0; end always @ (posedge(clock)) begin counter <= counter + 1;</pre> if (counter < maxRisingEdgeNumber)</pre> $clock_ = 0;$ else begin counter <= 0; clock_ <= 1; end

end

endmodule

```
D)
module trafficLightSystem (input logic clock, reset, SA, SB, output logic [1:0]LA, LB);
typedef enum logic [2:0] {S0, S1, S2, S3, S4, S5, S6, S7} stateType;
typedef enum logic [1:0] {green, yellow, red} trafficLight;
stateType [2:0] currentState, nextState;
trafficLight [1:0] LA_, LB_;
always_ff @ (posedge clock, posedge reset)
        if (!reset)
                currentState <= nextState;</pre>
        else
                currentState <= S0;</pre>
always_comb
        case ( currentState)
                S0: begin
                        LA_ = green;
                        LB_= red;
                        if (!SA)
                                nextState = S1;
                         else
                                nextState = S0;
                end
                S1: begin
                        LA_ = yellow;
                        LB_= red;
                        nextState = S2;
                end
```

```
S2: begin
        LA_ = red;
       LB_ = red;
        nextState = S3;
end
S3: begin
       LA_ = red;
       LB_ = yellow;
        nextState = S4;
end
S4: begin
        LA_ = red;
        LB_ = green;
       if ( !TA) nextState = S5;
       else nextState = S4;
end
S5: begin
        LA_ = red;
       LB_ = yellow;
       nextState = S6;
end
S6: begin
        LA_ = red;
        LB_ = red;
        nextState = S7;
end
S7: begin
        LA_ = yellow;
        LB_ = red;
        nextState = S0;
end
```

```
default: nextState = S0;
endcase
assign LA = LA_;
assign LB = LB_;
endmodule
Testbench
module testbench_trafficLightSystem();
        logic clock, reset, SA, SB; logic [1:0] LA, LB;
        trafficLights dut(clock, reset, SA, SB, LA, LB);
        initial begin
                clock = 0; SA = 1; SB = 1; reset = 1; #20; reset = 0; #20;
                reset = 0; SA = 0; SB = 0; #1; clock = 1; #10;
                clock = 0; #1; clock = 1; #10;
                reset = 1; #10; reset = 0; #10;
                reset = 0; SA = 0; SB = 1; #1; clock = 1; #10;
                clock = 0; #1; clock = 1; #10;
                clock = 0; #1; clock = 1; #10;
                clock = 0; #1; clock = 1; #10;
                 clock = 0; #1; clock = 1; #10;
                 clock = 0; #1; clock = 1; #10;
```

```
clock = 0; #1; clock = 1; #10;
        clock = 0; #1; clock = 1; #10;
        reset = 1; #10; reset = 0; #10;
        reset = 0; SA = 1; SB = 0; #1; clock = 1; #10;
        clock = 0; #1; clock = 1; #10;
        reset = 1; #10; reset = 0; #10;
reset = 0; SA = 1; SB = 1; #1; clock = 1; #10;
        clock = 0; #1; clock = 1; #10;
end
```

endmodule

```
E)
module trafficLightSystemTop( input logic clock, reset, SA, SB, output logic [2:0] LA, LB);
        logic clock_;
        typedef enum logic [1:0] {green, yellow, red} light;
        light [1:0] LA_, LB_;
        clockChanger click( clock, clock_);
        trafficLightsSystem lights( clock_, reset, SA, SB, LA_, LB_);
        always_comb
                case (LA_)
                        green: LA = 3'b011;
                        yellow: LA = 3'b001;
                        red: LA = 3'b111;
                        default: LA = 3'b011;
        endcase
        always_comb
                case (LB_)
                        green: LB = 3'b011;
                        yellow: LB = 3'b001;
                        red: LB = 3'b111;
                        default: LB = 3'b111;
        endcase
```

endmodule