

Basic Electronics (Spring 2015)

Assignment-5


Due Date for Sections A, B: 28 May 2015

Due Date for Sections C, D, E, and F: 27 May 2015

Topics:

- Transistor circuit with DC source as input
 - Active Region
 - Saturation Region
- Transistor as a switch
 - Logic gates

1. Find I_B , I_C , V_{CE} , V_C , V_B , V_E in the circuit given below, if $V_i = 5V$.



$$V_E = 0$$

$$V_{BE} = V_B = 0.7V$$


$$I_B = \frac{5 - 0.7}{470K} = 9.15\mu A$$

Assuming Active mode:

$$I_C = \beta I_B = 0.824mA$$

$$V_C = 16 - 2.7KI_C = 13.78V > V_B \text{ so active mode assumption is correct}$$

2. Find I_B , I_C , V_C , V_E , V_{CE} , V_B in the circuit given below, if $V_i=10V$.



Assuming Active Mode

$$V_E = I_E \times 2K$$

$$I_E = (1 + \beta)I_B$$

$$I_B = \frac{V_i - V_{BE} - V_E}{550K}$$

$$I_B = \frac{10 - 0.7 - V_E}{550K}$$

$$I_B = \frac{10 - 0.7 - (I_E \times 2K)}{550K}$$

$$I_B = \frac{10 - 0.7 - ((1 + \beta)I_B \times 2K)}{550K} = 12.37\mu A$$

$$I_E = (1 + \beta)I_B = 1.24mA$$

$$V_E = I_E \times 2K = 2.5V$$


$$V_B = V_{BE} + V_E = 0.7 + 2.5 = 3.2V$$

$$I_C = (\beta)I_B = 1.23mA$$

$$V_C = 20 - 2.2KI_C = \mathbf{17.294V} > V_B \text{ so active mode assumption is correct}$$

$$V_{CE} = V_C - V_E = 14.794V$$

3. Find I_C , V_{CC} , β , R_B , V_E , V_B , V_C in the circuit given below.



$$I_E = (1 + \beta)I_B$$

$$\beta = 199$$

$$I_C = (\beta)I_B = 3.98 \text{ mA}$$

$$V_{BE} = V_B = 0.7 \text{ V}$$


$$V_{CE} = V_C = 7.2 \text{ V}$$

Since, $V_C > V_B$ so active mode

$$V_{CC} = I_C R_C + V_{CE} = 15.96$$

$$V_{CC} = I_B R_B + V_{BE} \Rightarrow R_B = 763 \text{ K}$$

4. Find I_C , V_E , V_{CC} , V_{CE} , V_B , R_1 in the circuit given below:



$$I_B = 20 \mu A$$

Assuming active mode

$$I_C = (\beta)I_B = 2mA$$

$$I_E = 2.02mA$$

$$V_E = I_E \times 1.2K = 2.42V$$

$$V_B = V_{BE} + V_E = 0.7 + 2.42 = 3.12V$$


$V_C = 10.6 > V_B$ so active mode assumption is correct

$$V_{CE} = V_C - V_E = 8.18V$$

$$V_{CC} = I_C R_C + V_C = 16$$

$$\frac{V_B - V_{CC}}{R_1} + 20\mu + \frac{V_B - 0}{8.2K} = 0 \Rightarrow R_1 = 32.16K$$

5. Find I_B , I_C , V_C , V_E , V_{CE} , V_B in the circuit given below:



$$\frac{V_B - 16}{62K} + I_B + \frac{V_B - 0}{9.1K} = 0$$

$$V_B = V_{BE} + V_E = 0.7 + (1 + \beta)I_B \times 0.68K$$

Solving above two equations

$$I_B = 21.4\mu A$$

$$V_B = 1.878V$$

$$I_C = 1.712mA$$


$$I_E = 1.7334mA$$

$$V_E = 1.179V$$

$$V_{CC} - I_C R_C = V_C = 9.32$$

$$V_{CE} = 8.14V$$

6. Determine whether or not the transistor is saturated for the following values: $\beta = 125$, $V_{BB} = 1.5V$, $R_B = 6.8k\Omega$, $R_C = 180\Omega$ and $V_{CC} = 12V$ and $V_{CE} = 0.2V$.




$$I_B = \frac{1.5 - 0.7}{6.8K} = 117.64\mu A$$

Assuming Active mode

$$I_C = (\beta)I_B = 14.71mA$$

$$V_{CC} - I_C R_C = V_C = 14.6478 > V_B \text{ so no saturation}$$

7. Design the transistor inverter of figure given below to operate with a saturation current of 8mA using a transistor with a beta of 100. Use a level of I_B equal to 120% of $I_{B(max)}$ and find the resistor values. $V_{CE(sat)} = 0.2V$.



If in saturation, $V_{CE(sat)} = 0.2$


$$I_C(sat) = (V_{CC} - 0.2)/R_C = 8mA \Rightarrow R_C = 600$$

$$I_{B(max)} = \frac{I_C(sat)}{\beta} = 80\mu A$$

$$I_B = 120\% I_{B(max)} = 96\mu A$$


$$R_B = (5 - 0.7)/I_B = 44.8K$$

8. Find value of β and R_C in the circuit given below, if $V_{CE} = 1V$ and $V_i = 10V$.



$V_C = 1V$,
 $I_B = (10 - 0.7) / 465K = 20\mu A$
 From graph, $I_C = 2.5mA$, $\beta = 125$
 $I_C = (5 - 1) / R_C \Rightarrow R_C = 1.6K$

9. If $\beta = 100$ and $V_{CE(sat)} = 0.2V$ for each transistor, then find out which 2-input logic gate is shown below.
Note: Use high logic $H = 5V$ and for low logic $L = 0V$



$$I = I_{C1} + I_{C2}$$

- 1) If $V_1 = 0$, and $V_2 = 0$, $I_{C1} = 0$, $I_{C2} = 0$, $I = 0$, so $V_o = 5V$
- 2) If $V_1 = 0$, and $V_2 = 5$, $I_{C1} = 0$, $\Rightarrow I = I_{C2}$
 If Q_2 is active, $I_{B2} = (5 - 0.7) / 5K = 860\mu A \Rightarrow I_{C2} = 86mA \Rightarrow I = 86mA$
 $\Rightarrow V_o = (5 - 86 \times 500) = -38 < V_{B2}$ so Q_2 is not in active mode but in saturation $\Rightarrow V_o = 0.2$
- 3) If $V_1 = 5$, and $V_2 = 0$, $I_{C2} = 0$, $\Rightarrow I = I_{C1}$
 If Q_1 is active, $I_{B1} = (5 - 0.7) / 5K = 860\mu A \Rightarrow I_{C1} = 86mA \Rightarrow I = 86mA$

$\Rightarrow V_o = (5 - 86 \text{m} \times 500) = -38 < V_{B1}$ so Q1 is not in active mode but in saturation $\Rightarrow V_o = 0.2$

4) If $V_1 = 5$, and $V_2 = 5$,

If Q1 is active, $I_{B1} = (5 - 0.7) / 5K = 860 \mu\text{A} \Rightarrow I_{c1} = 86 \text{mA}$

If Q2 is active, $I_{B2} = (5 - 0.7) / 5K = 860 \mu\text{A} \Rightarrow I_{c2} = 86 \text{mA}$

$I = I_{c1} + I_{c2} = 172 \text{mA}$


$\Rightarrow V_o = (5 - 172 \text{m} \times 500) = -81 < V_{B1}$ so Q1 and Q2 both are in saturation $\Rightarrow V_o = 0.2$

V1	V2	V _o
0	0	5
0	5	0.2
5	0	0.2
5	5	0.2

So this is a NOR gate

10. If $\beta = 100$ and $V_{CE(sat)} = 0.2V$ for each transistor, then find out which 2-input logic gate is shown below.

Note: Use high logic H = 5V and for low logic L = 0V



$$I = I_{c1} + I_{c2} + I_{B3}$$

- 1) If $V_1 = 0$, and $V_2 = 0$, $I_{c1} = 0$, $I_{c2} = 0$, $I = I_{B3}$

$I_{B3} = (5 - 0.7)/5500 = 0.78mA$, assuming Q3 is in active mode, $I_c = 78.18mA \Rightarrow V_c = -34.1 < 0.7$

So Q3 is in saturation $\Rightarrow V_o = 0.2$

- 2) If $V_1 = 0$, and $V_2 = 5$, $I_{c1} = 0$, $I = I_{c2} + I_{B3}$

Assuming Q2 in saturation,

$V_x = 0.2 \Rightarrow Q3$ is in cut off $\Rightarrow I_{B3} = 0$ & $I_{c3} = 0$, $\Rightarrow V_o = 5$

$$I = I_{c2(sat)}$$

$$I_{c2(sat)} = (5 - 0.2)/500 = 9.6mA$$

$$I_{B2} = (5 - 0.7)/5000 = 860\mu A$$

$$I_{c2(active)} = 86mA$$

For saturation $I_{c2(sat)} < I_{c2(active)}$ TRUE so Q2 is surely in saturation

- 3) If $V_1 = 5$, and $V_2 = 0$, $I_{c2} = 0$, $I = I_{c1} + I_{B3}$

Assuming Q1 in saturation,

$V_x = 0.2 \Rightarrow Q3$ is in cut off $\Rightarrow I_{B3} = 0$ & $I_{c3} = 0$, $\Rightarrow V_o = 5$

$$I = I_{c1(sat)}$$

$$I_{c1(sat)} = (5 - 0.2)/500 = 9.6mA$$

$$I_{B1} = (5 - 0.7)/5000 = 860\mu A$$

$$I_{c1(active)} = 86mA$$

For saturation $I_{c1(sat)} < I_{c1(active)}$ TRUE so Q1 is surely in saturation

4) If $V_1 = 5$, and $V_2 = 5$, $I = I_{c1} + I_{c2} + I_{B3}$

Assuming Q1 and Q2 both in saturation,

$V_x = 0.2 \Rightarrow Q_3$ is in cut off $\Rightarrow I_{B3} = 0$ & $I_{c3} = 0$, $\Rightarrow V_o = 5$

$I = I_{c1(sat)} + I_{c2(sat)} = 9.6\text{mA}$

$I_{B1} = (5 - 0.7)/5000 = 860\mu\text{A} \Rightarrow I_{c1(active)} = 86\text{mA}$

$I_{B2} = (5 - 0.7)/5000 = 860\mu\text{A} \Rightarrow I_{c2(active)} = 86\text{mA}$

If both are in active then $I = 172\text{mA}$

$I_{sat} < I$ so Q1 and Q2 both are in saturation