

Military Institute of Science and Technology
Department of Computer Science and Engineering
CSE-15, Level-3, Term-II
CSE-316 (Digital System Design Sessional)
Project-1

Problem:

Design a 4-bit combinational logic shifter having following operations. Consider S as output, F as input and H as selection variable.

| H₂ | H₁ | H₀ | Operation | Function |
|----------------------|----------------------|----------------------|---------------------------------------|----------------------|
| 0 | 0 | 0 | $S \leftarrow F$ | Transfer |
| 0 | 0 | 1 | $S \leftarrow F'$ | Complement transfer |
| 0 | 1 | 0 | $S \leftarrow \text{shr } F$ | Logical shift right |
| 0 | 1 | 1 | $S \leftarrow \text{shl } F$ | Logical shift left |
| 1 | 0 | 0 | $S \leftarrow \text{cshr } F$ | Circular shift right |
| 1 | 0 | 1 | $S \leftarrow \text{cshl } F$ | Circular shift left |
| 1 | 1 | 0 | $S \leftarrow \text{all } 0\text{'s}$ | Transfer 0's |
| 1 | 1 | 1 | $S \leftarrow \text{all } 1\text{'s}$ | Transfer 1's |