

Clocked Synchronous Sequential Circuits

In sequential circuits output values depend both on input values and on the state of the circuit.


The clocked synchronous sequential circuits are designed based on *finite state* machine model where the current state is stored in memory elements (flip-flops).

All flip-flops are triggered with the same clock signal (synchronized). Therefore the machine can change its state only during the active transition of the clock signal.

Sequential circuits can be designed according to following two models.

a) Mealy Model (George H. Mealy, computer scientist, USA)

In this model, outputs are determined by a function of current input values and current state.



© 2011 Dr. Feza BUZLUCA

7.1

Digital Circuits


b) Moore Model

Edward Forrest Moore (1925-2003) Mathematician, computer scientist, USA

In this model, the output depends only on current state.

Input values determine only the next state.

And the state determines the output.



Most of sequential circuits can be designed in both Mealy and Moore models.

http://www.faculty.itu.edu.tr/buzluca

Analysis of clocked synchronous sequential circuits

Before we start to design sequential circuits we will see how to analyze a given sequential circuit.

Reminder: In Mealy model, implementation of a sequential circuit means implementation of the functions F (next state) and G (output). (See 7.1)

 $S^+ = F(S,I)$ S: Current State, S^+ : Next state O = G(S,I) I: Input, O : Output

Analysis of a synchronous circuits means, to find out the behavior of a circuit, which is given by the functions F and G. (What does the circuit do?)

Analysis of a synchronous circuits has 3 steps:

- 1. Determine the expressions of the functions F (next state) and G (output).
- 2. Use F and G functions to construct the state/output table that specifies the next state and output of the circuit for every possible combination of input and current state.
- 3. To see the behavior of the circuit better the state diagram can be optionally drawn, which shows all state transitions and outputs of the machine graphically.

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

7.3

Digital Circuits

Determination of next states:

Characteristic Equations of flip-flops

F function of a clocked sequential circuit determines input values of flip-flops.

These input values with the current state of the flip-flop determine its next state (output of the flip-flop after the transition of the clock signal).

The functional behavior of a latch or flip-flop can be described by a characteristic equation that specifies the flip-flop's next state as a function of its inputs and current.


Characteristic equations of flip-flops:


SR FF: $Q(t+1) = S + R' \cdot Q(t)$, SR=0

JK FF: $Q(t+1) = J \cdot Q(t)' + K' \cdot Q(t)$

D FF: Q(t+1) = D


T FF: $Q(t+1) = T \oplus Q(t)$








- 4. Determining the expression of the output function G. $Z = Q1 \cdot Q0 \cdot X$ (Mealy model, because output depends both on input and state)
- 5. Constructing the State/Output table




This table presents the behavior of the finite state machine.

This behavior can be also presented by a state diagram graphically.



When the machine is in state A, if it gets 1 from the input, the output becomes 0, after the transition of the clock signal machine goes to state B.




Verbal expression of the behavior of the circuit: We assume that A is the initial state. Only if the number of 1s received from the input is a multiple of 4 then the output is 1. Otherwise the output is 0.

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

7.7



1. Determining the F function that drives the inputs of the flip-flops:

$$K0 = X \cdot Y' + Y \cdot Q1$$

$$J1 = X \cdot Q0 + Y$$

$$K1 = Y \cdot Q0' + X \cdot Y' \cdot Q0$$

2. Next state $S^+=\{QO(t^+), Q1(t^+)\}$ expressions.

$$Q0^+ = J0 \cdot Q0' + K0' \cdot Q0$$
 (JK FF characteristic function)

$$Q0^+ = X \cdot Y' \cdot Q0' + (X \cdot Y' + Y \cdot Q1)' \cdot Q0$$

$$Q0^{+} = X \cdot Y' \cdot Q0' + X' \cdot Y' \cdot Q0 + X' \cdot Q1' \cdot Q0 + Y \cdot Q1' \cdot Q0$$

$$Q0^{+} = X \bullet Y' \bullet Q0' + X' \bullet Y' \bullet Q0 + Y \bullet Q1' \bullet Q0$$
 (minimization)

$$Q1^+ = J1 \cdot Q1' + K1' \cdot Q1$$
 (JK FF characteristic function)

$$Q1^+ = (X \circ Q0 + Y) \circ Q1' + (Y \circ Q0' + X \circ Y' \circ Q0)' \circ Q1$$

$$Q1^+ = X \cdot Q1' \cdot Q0 + Y \cdot Q1' + X' \cdot Y' \cdot Q1 + Y' \cdot Q1 \cdot Q0' + X' \cdot Q1 \cdot Q0 + Y \cdot Q1 \cdot Q0$$

$$Q1^+ = X \cdot Q1' \cdot Q0 + Y \cdot Q1' + Y \cdot Q0 + X' \cdot Q1 \cdot Q0 + Y' \cdot Q1 \cdot Q0'$$
 (minimization)


3. Determining the expression of the output function G.


$$Z = X \cdot Q1 \cdot Q0 + Y \cdot Q1' \cdot Q0'$$

http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

7.9





Analysis of circuits designed with Moore model is very similar to Mealy model. Only construction and interpretation of state/output table are different.

1. Determining the expression of F function that drives the flip-flops:

$$D0 = Q0 \bullet X' + Q0' \bullet X$$

$$D1 = Q1 \cdot X' + Q1' \cdot Q0 \cdot X + Q1 \cdot Q0' \cdot X$$

2. Next state $S^+=\{QO(t^+), Q1(t^+)\}$ expressions.

$$Q0^{+} = D0$$

$$Q1^{+} = D1$$

$$Q0^+ = Q0 \cdot X' + Q0' \cdot X$$

$$Q1^+ = Q1 \cdot X' + Q1' \cdot Q0 \cdot X + Q1 \cdot Q0' \cdot X$$

3. Transition table and state table are constructed.

Alphanumeric names are assigned to state codes

S ⁺ X	0	1
Α	Α	В
В	В	С
С	С	D
D	D	Α


S: Current state S+: Next state Q1 and Q0: State variables


- 4. Determining the expression of the output function G $Z = Q1 \cdot Q0$ (Moore model; output depends only on state variables.)
- 5. Constructing the State/Output table

S ⁺ X	0	1	Z
Α	Α	В	0
В	В	С	0
С	С	D	0
D	D	Α	1

As in Moore model output depends only on state, only one output value is written in each row, independent from inputs.

Each row corresponds to a state.





http://www.faculty.itu.edu.tr/buzluca

© 2011 Dr. Feza BUZLUCA

7.13

Digital Circuits

Interpretation of Outputs in Mealy and Moore Models

If you check the output of a digital circuit at a certain moment you will always read a logical value 0 or 1 (except high impedance outputs).

But this value may be not valid due to some reasons for example due to internal delays. (The circuit may not finished its job.)

Therefore it is important when to read (sample) an output.


In clocked synchronous sequential circuits outputs are sampled (read) in different times dependent on the model Mealy or Moore.

Mealy Model:

Since the output depends also on input, if the input changes the output also changes at the same time (actually after the propagation delay).

Working steps of a circuit in Mealy model:

- 1. Input values (I) are given.
- 2. Output values are obtained as a function of input and current state. O=G(S,I)
- 3. Clock signal gets active. For example positive edge (0 to 1 transition).
- 4. The machine goes to the next state. Next state, a function of input and current state. $S^+=F(S,I)$



Moore Model:

Since the output is the function of the state only, in Moore model change in the input can not effect the output immediately.

The effect of changes in input can be seen on the output just after the change in the state.

Working steps of a circuit in Mealy model:

- 1. Input values (I) are given.
- 2. Clock signal gets active. For example positive edge (0 to 1 transition).
- 3. The machine goes to the next state. Next state, a function of input and current state. $S^+=F(S,I)$
- 4. Output value is determined as a function of **new state**. O=G(S)

In Moore model, effect of changes in inputs are seen after one clock pulse.

