
## Timing Diagrams

- They describe the temporal behavior (input/output relation) of digital circuits.
- Time is drawn on the horizontal axis (x-axis), output of the digital circuit (0/1 or L/H) is drawn on the vertical axis.
- In more detailed timing diagrams, values of the output are written in terms of electrical voltage or current.
- Some of the physical phenomena cannot be shown on the truth table. In these cases timing diagrams should be used describe the behavior of the circuit.

## Example:



In this diagram only logical behavior of the circuit is shown and time delays (described in the next slides) are ignored.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

6.1


## Digital Circuits


#### Propagation Delay


Because of the electronic structure of the logic gates, there is time difference between the input (of the logic gate) and the response of the gate (to this input).


The time required for the input signal to propagate inside the logic gate until its effect can be seen at the output is called propagation delay.

Propagation delay determines the speed of the logic circuit.









### **Digital Circuits**

### SEQUENTIAL CIRCUITS

- In the first part of the course, **combinational circuits** are covered. The output of the combinational circuits depends only to the input.
- In **sequential circuits**, the output depends both on the input and the "state" of the circuit.

Memory units are required to remember (store) the state of the circuit.

- For example, vending machines keep track of (remember) the coins that were thrown into the machine. With each coin, the state of the machine (total amount of thrown coins) is updated.
- There two types of sequential circuits:
  - Synchronous sequential circuits: Their state can change at a discrete instance of time.

All memory elements are synchronized by a common clock signal. Therefore these circuits are also called "clocked synchronous sequential" circuit.

- Asynchronous sequential circuit: Their state can change at any instant of time depending upon the input signals.
- In this course we will deal only with clocked synchronous sequential circuits, because nearly all sequential logic today is clocked synchronous.
- · For example microprocessors are clocked synchronous sequential circuits.

**Digital Circuits** 

### Finite State Machine (FSM) Model

Sequential circuits are designed using "finite state machine - FSM" model.


This model is also used in the design of many other systems.

- When the machine is started, it is in a certain state (initial state:  $s_0$ ).
- An output is produced depending on the inputs and the current state.
- Transition into a new state happens depending on the input and the current state.

A FSM has two parts:

- a) Combinational circuit for logical operations
- b) Memory unit to remember the current state.

Block diagram of a clocked synchronous sequential circuit:



We will get back to FSM and clocked synchronous sequential circuits (in chapters 7 and 8) after we cover memory units. http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK


© 2011 Dr. Feza BUZLUCA

6.7

**Digital Circuits** 

#### **Memory Units**

'Flip-flop': One-bit memory unit. They are designed as multiple inputs, single output logical circuit.




Q output shows the current value of the flip-flop (0,1). This value is the state of the flip-flop.

The next value of the output Q (denoted by  $Q(t^+)$  or  $Q^+$ ) is a function of the current state (denoted by Q(t) or Q) and the current inputs.

Clock signal (denoted as CLK) determines the time when the next state function is evaluated and the output of the flip-flop changes its value.

The output of the flip-flop can only change when the clock signal is active (the definition of being active will be described in the next slides).

If the clock signal is not active, flip-flop output will not change even if the input values change.



Settling Register time

Time

© 2011 Dr. Feza BUZLUCA

6.9



## Edge-triggered units:

http://www.faculty.itu.edu.tr/buzluca

These units use an edge (rising edge in positive logic) of the clock signal as active. Positive edge-triggered units use 0→1 transition of the clock signal (rising edge) to change their state and output. At other times, they preserve their state.

Translated by Dr. Mustafa KAMAŞAK

In negative logic, all transactions happen at  $1\rightarrow 0$  transition (falling edge).

As the inputs are used (processed) during  $0 \rightarrow 1$  transition, inputs should be kept constant for certain time before and after the transition. Otherwise, the output of the sequential unit is undetermined (random).


Inputs should be kept constant Inputs can change Setup Hold Time Time Register Settling Time


The register time is the addition of the setup and hold times.

Setup time is the minimum amount of time the data signal should be held steady before the clock transition.


Hold time is the minimum amount of time the data signal should be held steady after the clock transition.

The inputs should be kept constant during the register time so that the sequential circuit works correctly.





# **Digital Circuits** S-R (Set-Reset) Latch 5-R Latch is a one bit memory built with two NAND or two NOR gates. All other flip-flops can be built upon this fundamental memory with certain extensions. S-R latch with NOR gates: S 1000 0011 S: Set R: Reset



Q: Output (State) Q<sub>N</sub>: Complemented output (Q')

Recall: When an input of a NOR gate is "1", the output will be "O" regardless of the other input.

- $Q_N$ S R Q 1 0 1 0 0 0 1 0 After S=1, R=0 0 1 0 0 0 0 1 After S=0, R=1 Forbidden input 1 0 0
- S input is used to write (store) "1" to the latch, R input is used to write "O".
- If both inputs are "0", SR latch preserves its state.
- Both inputs should not be "1" at the

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMASAK


© 2011 Dr. Feza BUZLUCA


6.13




Next value of the output (state) Q(t+1) depends on the inputs and current output

The truth table and the logical expression of the SR latch can be expressed as follows:






Q(t+1)=S+Q(t)R',



Latches are not triggered by clock signal.

Flip-flops are clock triggered memory



http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

6.14

