

COMPUTER ORGANIZATION HW4 REPORT


Modules(from the previous project):

- module xor_gate(out,a,b);
- module mux(out,c0,c1,c2,c3,sel[1:0]);
- module full_adder(cout,out,cin,a,b);
- module one_bit_alu(b,a,less,cin,aluop[2:0],cout,out);
- module msb_one_bit_alu(b,a,less,cin,aluop[2:0],cout,out,set,v);
- module big_alu(b[31:0],a[31:0], aluop[2:0],cout,out[31:0],v);
- module mux2to1(out,c0,c1,sel);
- module mux2to1_32bit (out[31:0],c0[31:0],c1[31:0],sel);
- module mux4to1_32bit(out[31:0],c0[31:0],c1[31:0], c2[31:0], c3[31:0],sel[1:0]);
- module mips_instruction(instruction[31:0], read_address[31:0]);
- module mips_memory(read_data[31:0],address [31:0],write_data [31:0], store_control_signal[1:0],input signal_mem_read,signal_mem_write,clk);
- module mips_registers(read_data_1[31:0], read_data_2[31:0], write_data[31:0], read_reg_1[4:0], read_reg_2[4:0], write_reg[4:0], signal_reg_write, clk);
- module extend(out[31:0],in[15:0],extend_signal);
- module load_unit(writeData[31:0],readDataMem[31:0],load_signal[1:0]);
- module
lui_unit(writeData[31:0],immediate[15:0],memoryOut[31:0],lui_control_signal);

Modules(from the new project):

- module
control_unit(memread,memtoreg,memwrite,regwrite,store_control[1:0],extend,lui_control,load_control[1:0],regdest,branch,alusrc,aluop[1:0],jumControl,jrControl, opcode[5:0]);

I modify the control unit additionally the I types, for R type instructions and J type instructions. So new control signals added and architecture are rearranged .




Şekil 1-Rearranged control unit

- `module alu_control(output [2:0] aluctr,input [1:0] aluop,input [5:0] func);`

In this Project I used it to decide what Alu did(sub,add,slt,or,and).I implement the structurally three equation for aluctr bits by looking aluop and function field.


```
# vsim work.control_unit_testbench
# Loading work.control_unit_testbench
# Loading work.control_unit
VSIM 56> step -current
# opcode=100011 memread=1 memtoereg=1 memwrite=0 regwrite=1 store_control=00 extend=1 lui_control=0 load_control=10 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=101011 memread=0 memtoereg=0 memwrite=1 regwrite=0 store_control=00 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100000 memread=1 memtoereg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100100 memread=1 memtoereg=1 memwrite=0 regwrite=1 store_control=00 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100001 memread=1 memtoereg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=01 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100101 memread=1 memtoereg=1 memwrite=0 regwrite=1 store_control=00 extend=1 lui_control=0 load_control=01 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=001111 memread=0 memtoereg=0 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=1 load_control=00 regdest=0 branch=0 alusr=0 aluop=00 jump=0 jal=0 jr=0
# opcode=101000 memread=0 memtoereg=0 memwrite=1 regwrite=0 store_control=10 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=101001 memread=0 memtoereg=0 memwrite=1 regwrite=0 store_control=01 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusr=1 aluop=00 jump=0 jal=0 jr=0
# opcode=000000 memread=0 memtoereg=0 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=00 regdest=1 branch=0 alusr=0 aluop=10 jump=0 jal=0 jr=0
# opcode=000010 memread=0 memtoereg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusr=0 aluop=00 jump=1 jal=0 jr=0
# opcode=000011 memread=0 memtoereg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusr=0 aluop=00 jump=0 jal=1 jr=0
# opcode=001000 memread=0 memtoereg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusr=0 aluop=00 jump=0 jal=0 jr=1
# opcode=000100 memread=0 memtoereg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=1 alusr=0 aluop=01 jump=0 jal=0 jr=0
VSIM 57>
```

Şekil 2-Testbench of controlunit



Şekil 3-Control unit's architecture

- All other changes I have, are in the mips32 module.

Şekil 4-It is not exactly true datapath. My datapath includes additionally `lui_unit`, `load_unit` and `sign_unit` for realizing other instructions.

1. I use these number of 1 bits muxes for selecting rd or rt register to entered register unit. So this selects rd register if regdest signal is 1, And selects rt register if regdest signal is 0. **In the datapath I implement the left of the register's mux.**

```
|
//input of register's will write port **hw4
mux2to1 minimux1(writeRegister[4],instruction[20],instruction[15],regdest);
mux2to1 minimux2(writeRegister[3],instruction[19],instruction[14],regdest);
mux2to1 minimux3(writeRegister[2],instruction[18],instruction[13],regdest);
mux2to1 minimux4(writeRegister[1],instruction[17],instruction[12],regdest);
mux2to1 minimux5(writeRegister[0],instruction[16],instruction[11],regdest);
```

2. I use these for selection alu_input, If alusrc is 0 then selects the rt_data else, then selects the sign extended immediate field. **In the datapath I implement the right of the register's mux.**

```
//mux that is before the main alu **hw4
mux2to1_32bit bigmux1(alu_input,read_data_2,extend_out,alusrc);
```

3. I use these for selecting the Alu output or memory read data(actually output of load_unit) by looking mem to reg signal. If signal is 1 then selects memory read data, else selects alu's output data. In the datapath I implement the right of the register's mux.

```
//mux that is after the data memory **hw4
mux2to1_32bit bigmux2(last_write_data,alu_out,memoryOut,memtoreg);
```

4. I use these for detecting branch process.

```
and (pcsrc,zero,branch);
```

5. I use these for PC increasing and implementing jump,branch,jal,jr instructions.

```
//program counter's increasing
always @(negedge clock) begin
    //BRANCH instruction
    if(pcsrc)begin
        PC = PC+1;
        PC=PC+extend_out;
    end
    //JUMP instruction
    else if(jump)
        PC={2'b0,PC[31:28],instruction[25:0]};
    //JAL instruction
    else if(jal) begin
        $readmemb("registers.txt",registers);
        registers[31] = PC+1;
        PC={2'b0,PC[31:28],instruction[25:0]};
        $writememb("registers.txt", registers);
    end
    //JR instruction
    else if(jr)
        PC=read_data_1;
    else
        PC = PC+1;
end
```


3-Jr instruction testbench

Gets the register 0's content and jumps this

1	00100000000000000000000000000000 //jr
2	000000000000000010001000000100100
3	10000000000000000000000000000000
4	10010000001000010000000000000000
5	10000100010000100000000000000000
6	10010100011000110000000000000000
7	00111100100001001111111111111111
8	10001100101001010000000000000000
9	10100000110001110000000000000000
10	10100101000010010000000000000000
11	10101101010010110000000000000000

Register 0's content is 3 so PC jumps the 3

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/mips32 testbench/test/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 000000000000000000000000000000011 //register 0 content
5 000000000000000000000000000011111000
6 00000000000000000000000011111111111110
7 000000000000000000000000111111111111101

```

Attention: PC is 3.

```

# PC: 0, instruction: 00100000000000000000000000000000
# opcode: 001000, rs: 00000, rt: 00000, rd:00000 func:000000 immediate: 0000000000000000
# sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 00, clock: 1
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000
# Register: read_data_1: 000000000000000000000000000000011, read_data_2: 000000000000000000
#
# readDataMem=111111111111111111111111111111101
# readDataMem=1111111111111111111111111111111000
# PC: 3, instruction: 10010000001000010000000000000000
# opcode: 100100, rs: 00001, rt: 00001, rd:00000 func:000000 immediate: 0000000000000000
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1, load: 00, clock: 0
# Memory: read_data: 1111111111111111111111111111111000, address: 00000000000000000000000000
# Register: read_data_1: 000000000000000000000000000000001, read_data_2: 000000000000000000
#
# PC: 3, instruction: 10010000001000010000000000000000
# opcode: 100100, rs: 00001, rt: 00001, rd:00000 func:000000 immediate: 0000000000000000
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1, load: 00, clock: 1
# Memory: read_data: 1111111111111111111111111111111000, address: 00000000000000000000000000
# Register: read_data_1: 000000000000000000000000000000001, read_data_2: 000000000000000000
#
# readDataMem=111111111111111111111111111111110
# PC: 4, instruction: 10000100010000100000000000000000
# opcode: 100001, rs: 00010, rt: 00010, rd:00000 func:000000 immediate: 0000000000000000
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 01, clock: 0
# Memory: read_data: 111111111111111111111111111111110, address: 00000000000000000000000000
# Register: read_data_1: 000000000000000000000000000000010, read_data_2: 000000000000000000
#
#

```



```

V$IM 90> step -current
# PC: 0, instruction: 00000000000000010001100000100100
# opcode: 000000, rs: 00000, rt: 00001, rd:00011 func:100100 immediate: 0001100000100100
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 00, clock: 1
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000

```

After and instruction:

```

1 // memory data file (do not edit the following line -
2 // instance=/mips32_testbench/test/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0
4 000000000000000000000000000000001001101
5 0000000000000000000000000000000010110010
6 0000000000000000000000000000000011111111111110
7 00000000000000000000000000000000000000000000
8 11111111111111111000000000000000000000000000
9 10101010101010101010101010101010101010101010

```

6-or instruction testbench

Before or instruction:

```

1 // memory data file (do not edit the following line -
2 // instance=/mips32_testbench/test/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0
4 000000000000000000000000000000001001101
5 0000000000000000000000000000000010110010
6 0000000000000000000000000000000011111111111110
7 00000000000000000000000000000000000000000000
8 11111111111111111000000000000000000000000000
9 10101010101010101010101010101010101010101010

```

Or instruction(ors 0th and 1st registers content and writes 3th register):

```

1 0000000000000000000000000000000010001100000100101
2

```

```

# PC: 0, instruction: 00000000000000010001100000100101
# opcode: 000000, rs: 00000, rt: 00001, rd:00011 func:100101 immediate: 0001100000100101
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 00, clock: 1
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000

```

After or instruction:

```

1 // memory data file (do not edit the following line
2 // instance=/mips32_testbench/test/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0
4 000000000000000000000000000000001001101
5 0000000000000000000000000000000010110010
6 0000000000000000000000000000000011111111111110
7 00000000000000000000000000000000000000000000
8 11111111111111111000000000000000000000000000
9 10101010101010101010101010101010101010101010
10 00000000000000000000000000000000000000000000
11 111111111111111111111111111111111111111111110

```

7-beq instruction testbench

Before the beq instruction:

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/mips32_testbench/test/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 000000000000000000000000000000001001101
5 000000000000000000000000000000001001101
6 000000000000000000000000000000001111111111110
7 0000000000000000000000000000000011111111111101
8 11111111111111111000000000000000000000000000
9 10101010101010101010101010101010101010101010
10 00000000000000000000000000000000000000000000
11 111111111111111111111111111111111111111111110
12 00000000000000000000000000000000000000000000

```


Beq instruction(if 0th and 1th register is equal jumps the 11 + 1(dec 4):

1	000100000000000100000000000011//beq
2	00000000000000010001000000100100
3	10000000000000000000000000000000
4	10010000001000010000000000000000
5	10000100010000100000000000000000
6	10010100011000110000000000000000
7	00111100100001001111111111111111
8	10001100101001010000000000000000
9	10100000110001110000000000000000
10	10100101000010010000000000000000
11	10101101010010110000000000000000

Attention: pc is increasing because of the equivalence of 0th 1st register

```
** Warning: (vsim-PLI-3407) Too many data words read on line 36 of file "registers.txt". (Current address [32], address range [0:31]) : C:/altera/13.
Time: 0 ps Iteration: 0 Instance: /mips32_testbench/test/mr1
PC: 0, instruction: 000100000000000100000000000011
opcode: 000100, rs: 00000, rt: 00001, rd:00000 func:000011 immediate: 0000000000000011
sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 00, clock: 1
Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000

readDataMem=00000000000000000000000000000000
readDataMem=11111111111111111111111111111111
PC: 4, instruction: 10000100010000100000000000000000
opcode: 100001, rs: 00010, rt: 00010, rd:00000 func:000000 immediate: 0000000000000000
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 01, clock: 0
Memory: read_data: 11111111111111111111111111111111, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000

PC: 4. instruction: 10000100010000100000000000000000
```

Remaining testbenchs:

1	00000000000000000000000000000000	1	11111111111111111111111111111111
2	00000000000000000000000000000001	2	11111111111111111111111111111100
3	00000000000000000000000000000010	3	11111111111111111111111111111110
4	00000000000000000000000000000011	4	11111111111111111111111111111101
5	00000000000000000000000000000000	5	00000000000000000000000000000011
6	000000000000000000000000000000101	6	10101010101010101010101010101010
7	000000000000000000000000000000110	7	00000000000000000000000000000000
8	11111111111111111111111111111110	8	00000000000000000000000000000000
9	0000000000000000000000000000001000	9	00000000000000000000000000000000
10	11111111111111111111111111111010	10	0000000000000000000000000000001011
11	0000000000000000000000000000001010	11	0000000000000001000000000000001010
12	1111111100000000000000000000001111	12	0000000000100000000000000000101010
13	0000000000000000000000000000001000100	13	000000000000000000000000000000001100
14	0000000000000000000000000000000010001010	14	000000000000000000000000000000001011
15	00000000000000000000000000000000000000	15	000000000000000000000000000000001010
16	00000000000000000000000000000000000000	16	0000000000000000000000000000000010001
17	00000000000000000000000000000000000000	17	0000000000000000000000000000000010010010001
18	00000000000000000000000000000000000000	18	00000000000000000000000000000000000000
19	00000000000000000000000000000000000000	19	0000000000000000000000000000000010010110011
20	00000000000000000000000000000000000001	20	0000000000000000000000000000000000001000
21	00000000000000000000000000000000000000	21	00000000000000000000000000000000000010101
22	00000000000000000000000000000000000000	22	00000000000000000000000000000000000010110
23	00000000000000000000000000000000000000	23	00000000000000000000000000000000000010111
24	00000000000000000000000000000000000000	24	00000000000000000000000000000000000011000
25	00000000000000000000000000000000000000	25	00000000000000000000000000000000000011001
26	00000000000000000000000000000000000000	26	00000000000000000000000000000000000011010
27	00000000000000000000000000000000000000	27	00000000000000000000000000000000000011011
28	00000000000000000000000000000000000000	28	000000000000000000000000000000000000101010100
29	00000000000000000000000000000000000000	29	00000000000000000000000000000000000010101
30	00000000000000000000000000000000000000	30	00000000000000000000000000000000000010110
31	00000000000000000000000000000000000000	31	00000000000000000000000000000000000011010
32	1000001000010001111110111011101110	32	00
33		33	0000000000000000000000000000000000000001

Şekil 6-before the run register

Şekil 7-before the run register

Şekil 8-instruction memory

After the run: register and memory

```

1 // memory data file (do not edit the followin
2 // instance=/mips32_testbench/test/mr1/regis
3 // format=bin addressradix=h dataradix=b ver
4 0000000000000000000000000011111111
5 000000000000000000000000011111000
6 00000000000000000111111111111110
7 000000000000000000000111111111101
8 111111111111111110000000000000000
9 10101010101010101010101010101010
10 0000000000000000000000000000000110
11 11111111111111111111111111111110
12 0000000000000000000000000000001000
13 111111111111111111111111111110110
14 0000000000000000000000000000001010
15 11111111000000000000011111111111
16 0000000000000000000000000001000100
17 000000000000000000000000010001010
18 000000000000000000000000000000000
19 000000000000000000000000000000000
20 0000000000000000000000000000010001
21 0000000000000000000000000000000001
22 0000000000000000000000000000000000
23 0000000000000000000000000000000001
24 0000000000000000000000000000000111
25 00000000000000000000000000000001001
26 0000000000000000000000000000000001
27 0000000000000000000000000000000000
28 00000000000000000000000000000001011
29 00000000000000000000000000000000011
30 00000000000000000000000000000000000
31 0000000000000000000000000000000111001
32 00000000000000000000000000000000100
33 000000000000000000000000000000000000
34 000000000000000000000000000000000101
35 1000000100001000111111101110110110

```