COMPUTER ORGANIZATION HW4 REPORT


Modules(from the previous project):

- module xor_gate(out,a,b);
- module mux(out,c0,c1,c2,c3,sel[1:0]);
- module full_adder(cout,out,cin,a,b);
- module one_bit_alu(b,a,less,cin,aluop[2:0],cout,out);
- module msb_one_bit_alu(b,a,less,cin,aluop[2:0],cout,out,set,v);
- module big_alu(b[31:0],a[31:0], aluop[2:0],cout,out[31:0],v);
- module mux2to1(out,c0,c1,sel);
- module mux2to1_32bit (out[31:0],c0[31:0],c1[31:0],sel);
- module mux4to1_32bit(out[31:0],c0[31:0],c1[31:0], c2[31:0], c3[31:0],sel[1:0);
- module mips_instruction(instruction[31:0], read_address[31:0]);
- module mips_memory(read_data[31:0],address [31:0],write_data [31:0], store_control_signal[1:0],input signal_mem_read,signal_mem_write,clk);
- module mips_registers(read_data_1[31:0], read_data_2[31:0], write_data[31:0], read_reg_1[4:0], read_reg_2[4:0], write_reg[4:0], signal_reg_write, clk);
- module extend(out[31:0],in[15:0],extend_signal);
- module load_unit(writeData[31:0],readDataMem[31:0],load_signal[1:0]);
- module lui_unit(writeData[31:0],immediate[15:0],memoryOut[31:0],lui_control_signal);

Modules(from the new project):

 module control_unit(memread,memtoreg,memwrite,regwrite,store_control[1:0],extend,l ui_control,load_control[1:0],regdest,branch,alusrc,aluop[1:0],jumControl,jrCont rol, opcode[5:0]);

I modify the control unit additionally the I types, for R type instructions and J type instructions. So new control signals added and architecture are rearranged.




Şekil 1-Rearranged control unit

• module alu_control(output [2:0] aluctr,input [1:0] aluop,input [5:0] func);

In this Project I used it to decide what Alu did(sub,add,slt,or,and). I implement the structurally three equation for aluctr bits by looking aluop and function field.


```
# vsim work.control_unit_testbench
# Loading work.control_unit_testbench
# Loading work.control_unit
VSiM 55> step -current
# copcode=100011 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100001 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=1 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100000 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=00 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100000 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100001 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=100101 memread=1 memtoreg=1 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=01 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=101101 memread=0 memtoreg=0 memwrite=0 regwrite=1 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=1 aluop=00 jump=0 jal=0 jr=0
# opcode=0101000 memread=0 memtoreg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=0 aluop=00 jump=0 jal=0 jr=0
# opcode=1010000 memread=0 memtoreg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=0 aluop=00 jump=0 jal=0 jr=0
# opcode=000010 memread=0 memtoreg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=0 aluop=00 jump=0 jal=0 jr=0
# opcode=000010 memread=0 memtoreg=0 memwrite=0 regwrite=0 store_control=00 extend=0 lui_control=0 load_control=00 regdest=0 branch=0 alusrc=0 aluop=00 jump=0 jal=0 jr=0
# opcode=000010 memread=0 memtoreg=0 memwrite=0
```

Şekil 2-Testbench of controlunit



Şekil 3-Control unit's architecture

• All other changes I have, are in the mips32 module.



Şekil 4-It is not exactly true datapath. My datapath includes additionally lui_unit, load_unit and sign_unit for realizing other instructions.

1. I use these number of 1 bits muxes for selecting rd or rt register to entered register unit. So this selects rd register if regdest signal is 1, And selects rt register if regdest signal is 0. In the datapath I implement the left of the register's mux.

```
//input of register's will write port **hw4
mux2to1 minimux1(writeRegister[4],instruction[20],instruction[15],regdest);
mux2to1 minimux2(writeRegister[3],instruction[19],instruction[14],regdest);
mux2to1 minimux3(writeRegister[2],instruction[18],instruction[13],regdest);
mux2to1 minimux4(writeRegister[1],instruction[17],instruction[12],regdest);
mux2to1 minimux5(writeRegister[0],instruction[16],instruction[11],regdest);
```

2. I use these for selection alu_input, If alusrc is 0 then selects the rt_data else, then selects the sign extented immediate field. In the datapath I implement the right of the register's mux.

```
//mux that is before the main alu **hw4
mux2to1_32bit bigmux1(alu_input,read_data_2,extend_out,alusrc);
```

3. I use these for selecting the Alu output or memory read data(actually output of load_unit) by looking mem to reg signal. If signal is 1 then selects memory read data, else selects alu's output data. In the datapath I implement the right of the register's mux.

```
//mux that is after the data memory **hw4
mux2to1_32bit bigmux2(last_write_data,alu_out,memoryOut,memtoreg);
```

4. I use these for detecting branch process.

```
and (pcsrc, zero, branch);
```

5. I use these for PC increasing and implementing jump, branch, jal, ir instructions.

```
//program counter's increasing
always @(negedge clock) begin
   //BRANCH instruction
   if (pcsrc) begin
      PC = PC+1:
     PC=PC+extend out:
   end
   //JUMP instruction
   else if(jump)
     PC={2'b0, PC[31:28], instruction[25:0]};
   //JAL instruction
   else if(jal) begin
      $readmemb("registers.txt", registers);
      registers[31] = PC+1;
      PC={2'b0, PC[31:28], instruction[25:0]};
      $writememb("registers.txt", registers);
   end
   //JR instruction
   else if(jr)
     PC=read data 1;
   else
     PC = PC+1;
end
```

Instruction testbenchs

1-Jump instruction testbench

Attention: PC is increased

```
opcode: 000010, rs: 00000, rt: 00000, rd:00000 func:000101 immed
 sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: z, extend: 0,
 Register: read data 1: 0000000000000000000000000010111, read da
opcode: 100101, rs: 00011, rt: 00011, rd:00000 func:000000 immed
 sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1,
 Register: read_data_1: 000000000000000000000111110001, read da
 opcode: 100101, rs: 00011, rt: 00011, rd:00000 func:000000 immed
 sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1,
 Register: read_data_1: 00000000000000000000111110001, read_da
 PC: 6, instruction: 00111100100001001111111111111111
 opcode: 001111, rs: 00100, rt: 00100, rd:11111 func:111111 immed
 sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0,
 Register: read_data_1: 111111111111111110000000000000000, read_da
 PC: 6, instruction: 00111100100001001111111111111111
 opcode: 001111, rs: 00100, rt: 00100, rd:11111 func:111111 immed
 sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0,
```

Şekil 5-There are not load instruction because of that read_data are xx.xx

2-Jal instruction testbench

Attention: PC is increased and register 31 is PC+1

3-Jr instruction testbench

Gets the register 0's content and jumps this

```
001000000000000000000000000000000000 //ir
 2
     00000000000000010001000000100100
     3
 4
     100100000010000100000000000000000
 5
     100101000110001100000000000000000
 6
 7
     00111100100001001111111111111111
8
     100011001010010100000000000000000
9
     101000001100011100000000000000000
     1010010100001001000000000000000000
10
11
     1010110101001011000000000000000000
```

Register 0's content is 3 so PC jumps the 3

Attention: PC is 3.

```
# opcode: 001000, rs: 00000, rt: 00000, rd:00000 func:000000 immediate: 000000000000000
# sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 00, clock: 1
# Register: read data 1: 000000000000000000000000011, read data 2: 00000000000000000
# opcode: 100100, rs: 00001, rt: 00001, rd:00000 func:000000 immediate: 000000000000000
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1, load: 00, clock: 0
Register: read data 1: 00000000000000000000000001, read data 2: 000000000000000000
opcode: 100100, rs: 00001, rt: 00001, rd:00000 func:000000 immediate: 00000000000000
 sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 1, load: 00, clock: 1
 Register: read data 1: 000000000000000000000000001, read data 2: 00000000000000000
opcode: 100001, rs: 00010, rt: 00010, rd:00000 func:000000 immediate: 00000000000000
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: z, extend: 0, load: 01, clock: 0
```

4-add instruction testbench

Before the add memory:

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/mips32_testbench/test/mr1/registers
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
0000000000000000000000000001001101
00000000000000001111111111111101
111111111111111100000000000000000
1010101010101010101010101010101010
000000000000000000000000000000110
11111111111111111111111111111111111
1111111111111111111111111111111110110
0000000000000000000000000001000100
```

Add instruction(sums 0th and 1st registers content and writes 3th register):

```
1 0000000000000010001100000100000
```

After the add:

5-and instruction testbench

Before the and:

And instruction(ands 0th and 1st registers content and writes 3th register):

00000000000000010001100000100100

After and instruction:

6-or instruction testbench

Before or instruction:

Or instruction(ors 0th and 1st registers content and writes 3th register):

```
1 0000000000000010001100000100101
```

After or instruction:

7-beq instruction testbench

Before the beg instruction:

```
1
     // memory data file (do not edit the following line - required for mem load use)
     // instance=/mips32 testbench/test/mr1/registers
2
     // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
3
 4
     000000000000000000000000001001101
     000000000000000000000000001001101
     00000000000000001111111111111110
 6
     00000000000000001111111111111101
8
     1111111111111111000000000000000000
     10101010101010101010101010101010
 9
     0000000000000000000000000000110
10
     11111111111111111111111111111111111
11
```

Beg instruction(if 0th and 1th register is equal jumps the 11 + 1(dec 4):

```
00010000000000010000000000000011//beq
2
   00000000000000010001000000100100
   3
4
   5
6
   7
   001111001000010011111111111111111
8
   101000001100011100000000000000000
9
10
   101011010100101100000000000000000
11
```

Attention: pc is increasing because of the equivalence of 0th 1st register

Remaining testbenchs:

```
11111111111111111111111111111111111
   11111111111111111111111111111111000
3
   11111111111111111111111111111111111
                          11111111111111111111111111111111111
   00000000000000000000000000000011
                          00000000000000000000000000000111
   5
                          10101010101010101010101010101010
   00000000000000000000000000000110
                          1111111111111111111111111111111111
                          10
   11111111111111111111111111111110110
                       11
12
                          0000000000000000100000000000001010
                          000000000010000000000110010101
11
   13
                          000000000000000000000000000001100
12
   111111111000000000000111111111111
                          000000000000000000000000001000100
13
                       15
16
                          000000000000000000000000010001010
14
                          15
   17
                          00000000000000000000001001001001
16
   19
                          000000000000000000000010010110011
                          18
                       21
                          0000000000000000000000000000010101
19
   22
                          20
                          000000000000000000000000000010111
   00000000000000000000000000001111
21
                       24
                          000000000000000000000000000001001
22
                       26
27
                          00000000000000000000000000011010
23
   000000000000000000000000000011011
   28
29
                          00000000000000000000000000001011
25
26
   0000000000000000000000000000011
                       30
31
                          27
   000000000000000000000000000111001
28
                       32
33
                          29
                       34
35
                          30
   31
   36
37
                          10000001000010001111111011101110
                          00000000000000000000000000000110
```

Şekil 6-before the run register

Şekil 7-before the run register

```
100000000000000000000000000000000000//lb
1
2
     1001000000100001000000000000000000//lbu
3
     100001000100001000000000000000000//lh
     100101000110001100000000000000000//lhu
4
5
     00111100100001001111111111111111//lui
     100011001010010100000000000000000//lw
6
7
     10100000110001110000000000000000//sb
8
     101001010000100100000000000000000//sh
9
     101011010100101100000000000000000//sw
```

Şekil 8-instruction memory

After the run: register and memory

```
// memory data file (do not edit the followin
      memory data file (do not edit the followi
                                         // instance=/mips32 testbench/test/mema/data
    // instance=/mips32_testbench/test/mr1/regis 3
2
                                         // format=bin addressradix=h dataradix=b vers
    // format=bin addressradix=h dataradix=b ver
3
                                         111111111111111111111111111111111111
4
    00000000000000000000000001111111
                                         11111111111111111111111111111111000
    00000000000000000000000011111000
                                         11111111111111111111111111111111111
    0000000000000000111111111111111
                                         11111111111111111111111111111111111
    0000000000000000011111111111111101
                                     8
                                         00000000000000000000000000000111
    1111111111111111000000000000000000
                                     9
                                         1010101010101010101010101010101010
9
    10101010101010101010101010101010
                                     10
                                         000000000000000000000000011111110
10
    00000000000000000000000000000110
                                         11
11
    11111111111111111111111111111111111
                                     12
                                         0000000000000001111111111110110
12
    13
                                         000000000000000000000000000001011
    111111111111111111111111111111110110
13
                                     14
                                         11111111000000000000111111111111
14
    15
                                         000000000100000000001100101010
15
    11111111000000000000111111111111
                                     16
                                         000000000000000000000000000001100
16
    00000000000000000000010000001011
                                     17
17
    18
                                         18
    19
19
    20
                                         0000000000000000000001001001001
20
    000000000000000000000000000010001
                                     21
                                         22
                                         000000000000000000000010010110011
21
    23
                                         22
    23
    000000000000000000000000000010101
                                     25
                                         000000000000000000000000000010110
24
    00000000000000000000000000001111
25
    26
                                         0000000000000000000000000000010111
26
    27
                                         0000000000000000000000000000011000
                                     28
                                         00000000000000000000000000011001
27
    29
                                         00000000000000000000000000011010
28
    000000000000000000000000000001011
                                         00000000000000000000000000011011
29
    00000000000000000000000000000011
                                         00000000000000000000000101010100
                                     31
30
    32
                                         000000000000000000000000000010101
    000000000000000000000000000111001
31
                                     33
                                         0000000000000000000000000000010110
    32
                                         00000000000000000000000000011010
                                     34
    33
                                     35
                                         34
                                         35
    10000001000010001111111011101110
```