



CS:APP Chapter 4 Computer Architecture Sequential Implementation – I











Building Blocks

- Combinational Logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage Elements
 - Store bits
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises





Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr;
- int A = int-expr;

HCL Operations

Classify by type of value returned

Boolean Expressions


- Logic Operations
 - a && b, a || b,!a
- Word Comparisons
 - \bullet A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - Same as $A == B \mid \mid A == C \mid \mid A == D$

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test


SEQ Hardware Structure

- State
 - Program counter register (PC)
 - Condition code register (CC)
 - Register File
 - Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions
- Instruction Flow
 - Read instruction at address specified by PC
 - Process through stages
 - Update program counter




SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter



Instruction Decoding



Instruction Format

- Instruction byte
- Optional register byte
- Optional constant word

icode:ifun

rA:rB

valC

Executing Arith./Logical Operation



- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - Perform operation
 - Set condition codes

- Memory
 - Do nothing
- Write back
 - Update register
- PC Update
 - Increment PC by 2

Stage Computation: Arith/Log. Ops

	OPq rA, rB	
	icode:ifun ← M₁[PC]	
Fetch	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decode	valA ← R[rA]	
	valB ← R[rB]	
Execute	valE ← valB OP valA	
LACCUIC	Set CC	
Memory		
Write	R[rB] ← valE	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing rmmovq

rmmovq rA, D(rB) 4 0 rA rB D

- Fetch
 - Read 10 bytes
- Decode
 - Read operand registers
- Execute
 - Compute effective address

- Memory
 - Write to memory
- Write back
 - Do nothing
- PC Update
 - Increment PC by 10

Stage Computation: rmmovq

	rmmovq rA, D(rB)	
Fetch	icode:ifun ← M₁[PC]	
	rA:rB ← M₁[PC+1]	
	valC ← M ₈ [PC+2]	
	valP ← PC+10	
Dagada	valA ← R[rA]	
Decode	valB ← R[rB]	
Execute	valE ← valB + valC	
Memory	M ₈ [valE] ← valA	
Write		
back		
PC update	PC ← valP	

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

Use ALU for address computation

Executing popq



- Fetch
 - Read 2 bytes
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8

- Memory
 - Read from old stack pointer
- Write back
 - Update stack pointer
 - Write result to register
- PC Update
 - Increment PC by 2

Stage Computation: popq

	popq rA	
	icode:ifun ← M₁[PC]	
Fetch	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decode	valA ← R[%rsp]	
Decode	valB ← R[%rsp]	
Execute	valE ← valB + 8	
Memory	valM ← M ₈ [valA]	
Write	R[%rsp] ← valE	
back	R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Conditional Moves

cmovXX rA, rB 2 fn rA rB

- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - If !cnd, then set destination register to 0xF

- Memory
 - Do nothing
- Write back
 - Update register (or not)
- PC Update
 - Increment PC by 2

Stage Computation: Cond. Move

	cmovXX rA, rB	
Fetch	icode:ifun ← M₁[PC]	
	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decede	valA ← R[rA]	
Decode	valB ← 0	
	valE ← valB + valA	
Execute	If ! Cond(CC,ifun) rB ← 0xF	
Memory		
Write	R[rB] ← valE	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC Read operand A


Pass valA through ALU (Disable register update)

Write back result

Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
 - If condition codes & move condition indicate no move

Executing Jumps



- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Do nothing
- Execute
 - Determine whether to take branch based on jump condition and condition codes


- Memory
 - Do nothing
- Write back
 - Do nothing
- PC Update
 - Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch		
	$valC \leftarrow M_8[PC+1]$	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Read stack pointer
- Execute
 - Decrement stack pointer by 8

- Memory
 - Write incremented PC to new value of stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun \leftarrow M ₁ [PC] valC \leftarrow M ₈ [PC+1] valP \leftarrow PC+9	
Decode	valB ← R[%rsp]	
Execute	valE ← valB + -8	
Memory	M ₈ [valE] ← valP	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valC	

Read instruction byte

Read destination address
Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



- Fetch
 - Read 1 byte
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8

- Memory
 - Read return address from old stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to return address

Stage Computation: ret

	ret	
Fetch	icode:ifun ← M₁[PC]	
Decode	valA ← R[%rsp] valB ← R[%rsp]	
Execute	valE ← valB + 8	
Memory	valM ← M ₈ [valA]	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valM	

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPq rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fotob	rA,rB	rA:rB ← M₁[PC+1]
Fetch	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Execute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] Compute next PC Read operand A **Read operand B Perform ALU operation** Set/use cond. code reg [Memory read/write] Write back ALU result [Write back memory result] **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	
retch	valC	valC ← M ₈ [PC+1]
	valP	valP ← PC+9
Decode	valA, srcA	
Decode	valB, srcB	valB ← R[%rsp]
Execute	valE	valE ← valB + -8
Execute	Cond code	
Memory	valM	M ₈ [valE] ← valP
Write	dstE	R[%rsp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word Compute next PC [Read operand A] Read operand B **Perform ALU operation** [Set /use cond. code reg] **Memory read/write** Write back ALU result [Write back memory result] **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result

Cnd Branch/move flag

Memory

• valM Value from memory