

CS:APP Chapter 4
Computer Architecture
Sequential
Implementation – I


Y86-64 Instruction Set #1

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 Instruction Set #2

Byte	0	1	2	3	4	5	6	
halt	0	0						
nop	1	0						
cmovXX rA, rB	2	fn	rA	rB				rrmovq 7 0
irmovq V, rB	3	0	F	rB	V			cmovle 7 1
rmmovq rA, D(rB)	4	0	rA	rB	D			cmovl 7 2
rmovq D(rB), rA	5	0	rA	rB	D			cmove 7 3
OPq rA, rB	6	fn	rA	rB				cmovne 7 4
jXX Dest	7	fn	Dest					cmovge 7 5
call Dest	8	0	Dest					cmovg 7 6
ret	9	0						
pushq rA	A	0	rA	F				
popq rA	B	0	rA	F				

Y86-64 Instruction Set #3

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 Instruction Set #4

Byte	0	1	2	3	4	5	6	7		
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

jmp

7	0
---	---

jle

7	1
---	---

jl

7	2
---	---

je

7	3
---	---

jne

7	4
---	---

jge



7	5
---	---

jg

7	6
---	---

Building Blocks

- Combinational Logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage Elements
 - Store bits
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

• Data Types

- `bool`: Boolean
 - `a, b, c, ...`
- `int`: words
 - `A, B, C, ...`
 - Does not specify word size---bytes, 32-bit words, ...

• Statements

- `bool a = bool-expr ;`
- `int A = int-expr ;`

HCL Operations

- Classify by type of value returned
- **Boolean Expressions**
 - Logic Operations
 - `a && b, a || b, !a`
 - Word Comparisons
 - `A == B, A != B, A < B, A <= B, A >= B, A > B`
 - Set Membership
 - `A in { B, C, D }`
 - Same as `A == B || A == C || A == D`
- **Word Expressions**
 - Case expressions
 - `[a : A; b : B; c : C]`
 - Evaluate test expressions `a, b, c, ...` in sequence
 - Return word expression `A, B, C, ...` for first successful test


SEQ Hardware Structure

- State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


- Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter




SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter



Instruction Decoding



- Instruction Format

- Instruction byte
- Optional register byte
- Optional constant word

icode:ifun

rA:rB

valC

Executing Arith./Logical Operation

OPq rA, rB



- Fetch

- Read 2 bytes

- Decode

- Read operand registers

- Execute

- Perform operation
- Set condition codes

- Memory

- Do nothing

- Write back

- Update register

- PC Update

- Increment PC by 2

Stage Computation: Arith/Log. Ops

	OPq rA, rB	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	Read register byte
	$\text{valP} \leftarrow \text{PC}+2$	Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$	Read operand A
	$\text{valB} \leftarrow R[\text{rB}]$	Read operand B
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write back	$R[\text{rB}] \leftarrow \text{valE}$	Write back result
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing `rmmovq`

`rmmovq rA, D(rB)`

4	0	rA	rB
---	---	----	----

D

- Fetch

- Read 10 bytes

- Decode

- Read operand registers

- Execute

- Compute effective address

- Memory

- Write to memory

- Write back

- Do nothing

- PC Update

- Increment PC by 10

Stage Computation: `rmmovq`

	<code>rmmovq rA, D(rB)</code>	
Fetch	<code>icode:ifun ← M₁[PC]</code> <code>rA:rB ← M₁[PC+1]</code> <code>valC ← M₈[PC+2]</code> <code>valP ← PC+10</code>	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	<code>valA ← R[rA]</code> <code>valB ← R[rB]</code>	Read operand A Read operand B
Execute	<code>valE ← valB + valC</code>	Compute effective address
Memory	<code>M₈[valE] ← valA</code>	Write value to memory
Write back		
PC update	<code>PC ← valP</code>	Update PC

- Use ALU for address computation

Executing popq



- Fetch
 - Read 2 bytes
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8
- Memory
 - Read from old stack pointer
- Write back
 - Update stack pointer
 - Write result to register
- PC Update
 - Increment PC by 2

Stage Computation: popq

	popq rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$	Read instruction byte Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[\%rsp]$ valB $\leftarrow R[\%rsp]$	Read stack pointer Read stack pointer
Execute	valE $\leftarrow valB + 8$	Increment stack pointer
Memory	valM $\leftarrow M_8[valA]$	Read from stack
Write back	$R[\%rsp] \leftarrow valE$ $R[rA] \leftarrow valM$	Update stack pointer Write back result
PC update	$PC \leftarrow valP$	Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Conditional Moves

`cmovXX rA, rB`




- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - If !cnd, then set destination register to 0xF
- Memory
 - Do nothing
- Write back
 - Update register (or not)
- PC Update
 - Increment PC by 2

Stage Computation: Cond. Move

	cmovXX rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow 0$	Read operand A
Execute	valE $\leftarrow valB + valA$ If ! Cond(CC,ifun) rB $\leftarrow 0xF$	Pass valA through ALU (Disable register update)
Memory		
Write back	R[rB] $\leftarrow valE$	Write back result
PC update	PC $\leftarrow valP$	Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
 - If condition codes & move condition indicate no move

Executing Jumps




- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Do nothing
- Execute
 - Determine whether to take branch based on jump condition and condition codes
- Memory
 - Do nothing
- Write back
 - Do nothing
- PC Update
 - Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read destination address
	$\text{valP} \leftarrow \text{PC}+9$	Fall through address
Decode		
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	Take branch?
Memory		
Write back		
PC update	$\text{PC} \leftarrow \text{Cnd} ? \text{valC} : \text{valP}$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call




- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Read stack pointer
- Execute
 - Decrement stack pointer by 8
- Memory
 - Write incremented PC to new value of stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to Dest

Stage Computation: `call`

	<code>call Dest</code>	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+9$	Read instruction byte Read destination address Compute return point
Decode	$\text{valB} \leftarrow R[\%rsp]$	Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
Memory	$M_8[\text{valE}] \leftarrow \text{valP}$	Write return value on stack
Write back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC update	$\text{PC} \leftarrow \text{valC}$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing `ret`



- Fetch
 - Read 1 byte
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8
- Memory
 - Read return address from old stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to return address

Stage Computation: `ret`

	<code>ret</code>	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
Decode	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$	Read operand stack pointer Read operand stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read return address
Write back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC update	$\text{PC} \leftarrow \text{valM}$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPq rA, rB
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	rA:rB $\leftarrow M_1[PC+1]$
	valC	
	valP	valP $\leftarrow PC+2$
Decode	valA, srcA	valA $\leftarrow R[rA]$
	valB, srcB	valB $\leftarrow R[rB]$
Execute	valE	valE $\leftarrow \text{valB OP valA}$
	Cond code	Set CC
Memory	valM	
Write back	dstE	R[rB] $\leftarrow \text{valE}$
	dstM	
PC update	PC	PC $\leftarrow \text{valP}$

Read instruction byte
 Read register byte
 [Read constant word]
 Compute next PC
 Read operand A
 Read operand B
 Perform ALU operation
 Set/use cond. code reg
 [Memory read/write]
 Write back ALU result
 [Write back memory result]
 Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest	
Fetch	icode,ifun	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+9$	Read instruction byte
	rA,rB		[Read register byte]
	valC		Read constant word
	valP		Compute next PC
Decode	valA, srcA	$\text{valB} \leftarrow R[\%rsp]$	[Read operand A]
	valB, srcB		Read operand B
Execute	valE	$\text{valE} \leftarrow \text{valB} + -8$	Perform ALU operation
	Cond code		[Set /use cond. code reg]
Memory	valM	$M_8[\text{valE}] \leftarrow \text{valP}$	Memory read/write
Write back	dstE	$R[\%rsp] \leftarrow \text{valE}$	Write back ALU result
	dstM		[Write back memory result]
PC update	PC	$\text{PC} \leftarrow \text{valC}$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

•Fetch

icode	Instruction code
ifun	Instruction function
rA	Instr. Register A
rB	Instr. Register B
valC	Instruction constant
valP	Incremented PC

•Decode

srcA	Register ID A
srcB	Register ID B
dstE	Destination Register E
dstM	Destination Register M
valA	Register value A
valB	Register value B

•Execute

• valE	ALU result
• Cnd	Branch/move flag

•Memory

• valM	Value from memory
--------	-------------------