
COMPUTER ORGANIZATION AND FACHIECTURE FATIMA KHAN CT-23024 ASSIGNMENT ONE



Draw instruction execution cycle


INSTRUCTION EXECUTION CYCLE



Describe instruction cycle state with the helpof diagram

INSTRUCTION CYCLE STATE

DIAGRAM: -



DESCRIPTION=

For any given instruction cycle, some states may be null and others may be visited more than arce. The States can be described as follows=

INSTRUCTION HODRESS CALCULATION (TRC)

Determines the address of the next instruction to be executed usually, this involves addind a tixed unumper rathe address of the previous instruction for example, it each instruction is 16 bits long and inemory is organized into 16-bit word, then add I to the previous address. If, instead, memory is ordanised of sugiriganth aggressable 8-bit bytes, then add 2 to the previous address.

INSTRUCTION FETCH (IF)

Reads instruction from it's memory location into the processor.

INSTRUCTION OPERATION DECORAGE (IOD)

Analyze instruction to determine table of derestion to pe bertonmed and operainds to be used

DDAESS CALCULATION (OAC)

If the oberation involves reference to an operand in memory of or avoilable via I/O, then determine the address of observed

ERAND FETCH (OF)

Euninia VAGE ALCANTE

Fetch the operand from memory or read it in from I10

(A) PERATION (DO)

bertown the observation indicated in the instruction

ERAND STORE (05)

write the resultinto memory or out to IP

Authornamens brough or mechanism called interrupt, by which other modules (IIO memory) may where not the normal bracessing of the processor. Interrupts one provided primourity 98 a way to

XO86 ARCHITECTURE

INTRODUCTION

The X086 architecture is one of the most widery used instruction set outhitectures (ISA) in the world, forming the foundation of most modern personal computers, servers and embedded systems. Initially, densiobed phi Inter conboudtion in the late 1970s, it has undergane multiple iterations and enhancements, making it d qouinant torce in combaind for oner four decades.

ORIGINS

The x86 architecture traces it's origins to Intel's 16-bit 8086 microprocessor, released in 1978.

ARCHITECTURAL DESIGN AND FEATURES

It features a complex Instruction set computer (CISC) orchitecture, supporting multiple operations in a single instruction. It that was a 20-PIF address Pre, offormul doces to TWB of weward orgor TEPIF gotte Pas for data teahster.

The segmented memory on thit ecture

divides memory into segments addressed via a segment register and an offset, supplied exicient weward access destite the IB - bit days bus the 8086 consists of two main execution units.

Bus Interface Unit (BIU) - Fetches and decades inspirique, monddes memorh and handles dota transfers.

Execution Unit (EU) - Executes instructions and processes data

H HOS 14 :NEERON registers (EACH OF 16 PIES) and supports pipelining, significantly improving pertamonce.

MEMORY SEGMENTATION

The 20-bit address bus addresses TMB of wemon's sedwented into TB blocks of 64 KB each.

The processor operates with any four etke sedwents of a time

cade sedwerk(cs) -stores brockon usprayal

Dota Segment (DS) - Stores goda variables

Stack Sedwert (83) -Warddes Ethorization and interints EXTECT SEGUENT (ES)-night for addition, weward decopious

BUS INTERFACE UNIT (BIU)

The BIU connects the 8086 to external memory and IIO devices and performs

Address Generotion Instruction Fetching = Uses a 6 byte bieteray dhone (EIEB) for biboginind Instruction Pointer (IP)=Holds the Offset of the next restruction in (3

PREFETCH QUEUR (6BYTES)

Improves execution speed by fetching MAJE EXECUTION marks seahey eight pm is they grand of pronch westerning

EXECUTION UNIT (EU)

The EU is responsible for 1 FETCHING INSTRUCTIONS FROM THE BIU GIVENE 5 Decoqued and exerning or in worth ord loolic derapious 3 Manddied : Uterust data transfers and Leveryld alkapsidual?

REGISTERS

General Purpose Registers (AX, BX, CX, DX) store interligators raphes and act as Occumilater Special Purpose Registres (SP, BP, SI, DI)-Hordes stack observes and weward indexing

Instruction Register and Decoder-Decodes instructions and coordinates E100 16012-FL (78 PIF 30 +1008)= -Status Flag (CF, PF, AF, ZF, SF, OF) - Conseol Flag (TF, IF, DF)

PLU

Performe 8 pik and 16 pik arithmetic and polic dexoque

DECODE AND CONTROL UNITS

DECODE UNIT

shoughter watering code insurting who microperations Hardles expiriant jumps, loops and data reausters

CONTROL UNIT

Mondoles instruction execution ph coolygapied of coulougues Hordles weachbezond statem wonodower +data

8086 BUSES

Address Bus (20 bit) Transmits memory addresser

Dota Bus (16 bit)-Transfers data between CPU and memory capial isns - sends cated! signals (read/write, interopts etc)

DIAGRAM

