



گزارش زمان اجرای الگوریتم:

ماژول sha برای اجرا با کلاک 50ns نیاز به 6.8 us دارد. (در ماژول compression به جای استفاده از حلقه فور با هر کلاک یکبار محاسبات مربوطه انجام می شود. از آن جایی که این محاسبات باید ۶۴ بار انجام شود نیاز به ۶۴ سیکل کلاک داریم. همین طور ماژول expansion در بیش از ۱ کلاک کار خود را انجام می دهد). از طرفی ماژول mining برای تولید هر هش نیاز به 20us دارد و آن قدر هش تولید می کند (حلقه while) تا مقدار هش از مقدار تارگت کمتر شود.

1. Slice Logic

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	1	0	303600	<0.01
LUT as Logic	1	0	303600	<0.01
LUT as Memory	0	0	130800	0.00
Slice Registers	1	0	607200	<0.01
Register as Flip Flop	1	0	607200	<0.01
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00

Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

|Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
|Date : Fri Jul 13 23:11:44 2018
|Host : Fatemeh running 64-bit major release (build 9200)
|Command : report_utilization -file mining_utilization_synth.rpt -pb mining_utilization_synth.pb
|Design : mining
|Device : 7vx485tffg1157-1
|Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory

```

        .x DSP
        .f IO and GT Specific
        .a Clocking
        .s Specific Feature
        .v Primitives
        .A Black Boxes
        .n Instantiated Netlists

```

```

        .\ Slice Logic

```

Site Type	Used	Fixed	Available	Util %
Slice LUTs*	1	0	303600	<0.01
LUT as Logic	1	0	303600	<0.01
LUT as Memory	0	0	130800	0.00
Slice Registers	1	0	607200	<0.01
Register as Flip Flop	1	0	607200	<0.01
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00

*Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower.
Run opt_design after synthesis, if not already completed, for a more realistic count.

```

        \,\ Summary of Registers by Type

```

Total	Clock Enable	Synchronous	Asynchronous
-	-	_	·
-	_	·	Set
-	_	·	Reset
_	·	Set	-
_	·	Reset	-
·	Yes	-	-

	•	Yes	-	Set
	•	Yes	-	Reset
	•	Yes	Set -	
	•	Yes	Reset -	

Memory

Site Type	Used	Fixed	Available	Util %
Block RAM Tile	0	0	1030	0.00
RAMB36/FIFO*	0	0	1030	0.00
RAMB18	0	0	2060	0.00

*Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

DSP

Site Type	Used	Fixed	Available	Util %
DSPs	0	0	2800	0.00

IO and GT Specific

Site Type	Used	Fixed	Available	Util %
Bonded IOB	259	0	600	43.17

Bonded IPADs		0		0		62		0.00
Bonded OPADs		0		0		40		0.00
PHY_CONTROL		0		0		14		0.00
PHASER_REF		0		0		14		0.00
OUT_FIFO		0		0		56		0.00
IN_FIFO		0		0		56		0.00
IDELAYCTRL		0		0		14		0.00
IBUFGDS		0		0		576		0.00
GTXE2_COMMON		0		0		5		0.00
GTXE2_CHANNEL		0		0		20		0.00
PHASER_OUT/PHASER_OUT_PHY		0		0		56		0.00
PHASER_IN/PHASER_IN_PHY		0		0		56		0.00
IDELAYE2/IDELAYE2_FINEDELAY		0		0		700		0.00
ODELAYE2/ODELAYE2_FINEDELAY		0		0		700		0.00
IBUFGDS_GTE2		0		0		28		0.00
ILOGIC		0		0		600		0.00
OLOGIC		0		0		600		0.00

.ΔClocking

Site Type		Used		Fixed		Available		Util %
BUFGCTRL		1		0		32		3.13
BUFIO		0		0		56		0.00
MMCME2_ADV		0		0		14		0.00
PLLE2_ADV		0		0		14		0.00
BUFMRCE		0		0		28		0.00
BUFHCE		0		0		168		0.00
BUFR		0		0		56		0.00

.✂Specific Feature

Site Type		Used		Fixed		Available		Util %
-----------	--	------	--	-------	--	-----------	--	---------

BSCANE2		0		0		4		0.00
CAPTUREE2		0		0		1		0.00
DNA_PORT		0		0		1		0.00
EFUSE_USR		0		0		1		0.00
FRAME_ECCE2		0		0		1		0.00
ICAPE2		0		0		2		0.00
PCIE_2_1		0		0		4		0.00
STARTUPE2		0		0		1		0.00
XADC		0		0		1		0.00

.vPrimitives

Ref Name	Used	Functional Category
OBUF	257	IO
IBUF	2	IO
LUT2	1	LUT
LUT1	1	LUT
FDRE	1	Flop & Latch
BUFG	1	Clock