

## GPIO

### GPIO pins and alternate functions

IO	Pin	Analog Function	Digital Function (GPIOCTL PMCx Bit Field Encoding) <sup>a</sup>										
			1	2	3	4	5	6	7	8	9	14	15
PA0	17	-	U0Rx	-	-	-	-	-	-	CAN1Rx	-	-	-
PA1	18	-	U0Tx	-	-	-	-	-	-	CAN1Tx	-	-	-
PA2	19	-	-	SSI0Clk	-	-	-	-	-	-	-	-	-
PA3	20	-	-	SSI0Fss	-	-	-	-	-	-	-	-	-
PA4	21	-	-	SSI0Rx	-	-	-	-	-	-	-	-	-
PA5	22	-	-	SSI0Tx	-	-	-	-	-	-	-	-	-
PA6	23	-	-	-	I2C1SCL	-	M1PWM2	-	-	-	-	-	-
PA7	24	-	-	-	I2C1SDA	-	M1PWM3	-	-	-	-	-	-
PB0	45	USB0ID	U1Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PB1	46	USB0VBUS	U1Tx	-	-	-	-	-	T2CCP1	-	-	-	-
PB2	47	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-
PB3	48	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-
PB4	58	AIN10	-	SSI2Clk	-	M0PWM2	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	57	AIN11	-	SSI2Fss	-	M0PWM3	-	-	T1CCP1	CAN0Tx	-	-	-
PB6	1	-	-	SSI2Rx	-	M0PWM0	-	-	T0CCP0	-	-	-	-
PB7	4	-	-	SSI2Tx	-	M0PWM1	-	-	T0CCP1	-	-	-	-
PC0	52	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	-
PC1	51	-	TMS SWDIO	-	-	-	-	-	T4CCP1	-	-	-	-
PC2	50	-	TDI	-	-	-	-	-	T5CCP0	-	-	-	-
PC3	49	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	16	C1-	U4Rx	U1Rx	-	M0PWM6	-	IDX1	WT0CCP0	U1RTS	-	-	-
PC5	15	C1+	U4Tx	U1Tx	-	M0PWM7	-	PhA1	WT0CCP1	U1CTS	-	-	-
PC6	14	C0+	U3Rx	-	-	-	-	PhB1	WT1CCP0	USB0EPEN	-	-	-
PC7	13	C0-	U3Tx	-	-	-	-	-	WT1CCP1	USB0PFLT	-	-	-
PD0	61	AIN7	SSI3Clk	SSI1Clk	I2C3SCL	M0PWM6	M1PWM0	-	WT2CCP0	-	-	-	-
PD1	62	AIN6	SSI3Fss	SSI1Fss	I2C3SDA	M0PWM7	M1PWM1	-	WT2CCP1	-	-	-	-
PD2	63	AIN5	SSI3Rx	SSI1Rx	-	M0FAULT0	-	-	WT3CCP0	USB0EPEN	-	-	-
PD3	64	AIN4	SSI3Tx	SSI1Tx	-	-	-	IDX0	WT3CCP1	USB0PFLT	-	-	-
PD4	43	USB0DM	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-
PD5	44	USB0DP	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-
PD6	53	-	U2Rx	-	-	M0FAULT0	-	PhA0	WT5CCP0	-	-	-	-
PD7	10	-	U2Tx	-	-	-	-	PhB0	WT5CCP1	NMI	-	-	-
PE0	9	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	8	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	7	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	6	AIN0	-	-	-	-	-	-	-	-	-	-	-

PE4	59	AIN9	U5Rx	-	I2C2SCL	M0PWM4	M1PWM2	-	-	CAN0Rx	-	-	-
PE5	60	AIN8	U5Tx	-	I2C2SDA	M0PWM5	M1PWM3	-	-	CAN0Tx	-	-	-
PF0	28	-	U1RTS	SSI1Rx	CAN0Rx	-	M1PWM4	PhA0	T0CCP0	NMI	C0o	-	-
PF1	29	-	U1CTS	SSI1Tx	-	-	M1PWM5	PhB0	T0CCP1	-	C1o	TRD1	-
PF2	30	-	-	SSI1Clk	-	M0FAULT0	M1PWM6	-	T1CCP0	-	-	TRD0	-
PF3	31	-	-	SSI1Fss	CAN0Tx	-	M1PWM7	-	T1CCP1	-	-	TRCLK	-
PF4	5	-	-	-	-	-	M1FAULT0	IDX0	T2CCP0	USB0EPEN	-	-	-

## Run Clock Gate Control Register for GPIO (RCGCGPIO) (address is 0x400FE608)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										R5	R4	R3	R2	R1	R0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
5	R5	RW	0	GPIO Port F Run Mode Clock Gating Control

Value Description

0 GPIO Port F is disabled.

1 Enable and provide a clock to GPIO Port F in Run mode.

0	R0	RW	0	GPIO Port A Run Mode Clock Gating Control
---	----	----	---	---

Value Description

0 GPIO Port A is disabled.

1 Enable and provide a clock to GPIO Port A in Run mode.

## Base addresses for GPIO ports

Port A: 0x40004000

Port B: 0x40005000

Port C: 0x40006000

Port D: 0x40007000

Port E: 0x40024000

Port F: 0x40025000

## Data Register: GPIODATA, offset 0x000

## Data direction register: GPIODIR, offset 0x400

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										DIR					
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	RW	0x00	GPIO Data Direction
				Value Description
				0 Corresponding pin is an input.
				1 Corresponding pins is an output.

## GPIO Alternate Function Select: GPIOAFSEL, offset 0x420

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								AFSEL							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	RW	-	GPIO Alternate Function Select

### Value Description

- |   |   |
|---|---|
| 0 | The associated pin functions as a GPIO and is controlled by the GPIO registers.                           |
| 1 | The associated pin functions as a peripheral signal and is controlled by the alternate hardware function. |

## GPIO Port Control: GPIOPCTL, offset 0x52C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PMC7				PMC6				PMC5				PMC4			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PMC3				PMC2				PMC1				PMC0			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:28	PMC7	RW	-	Port Mux Control 7 This field controls the configuration for GPIO pin 7.
27:24	PMC6	RW	-	Port Mux Control 6 This field controls the configuration for GPIO pin 6.
23:20	PMC5	RW	-	Port Mux Control 5 This field controls the configuration for GPIO pin 5.
19:16	PMC4	RW	-	Port Mux Control 4 This field controls the configuration for GPIO pin 4.
15:12	PMC3	RW	-	Port Mux Control 3 This field controls the configuration for GPIO pin 3.
11:8	PMC2	RW	-	Port Mux Control 2 This field controls the configuration for GPIO pin 2.
7:4	PMC1	RW	-	Port Mux Control 1 This field controls the configuration for GPIO pin 1.
3:0	PMC0	RW	-	Port Mux Control 0 This field controls the configuration for GPIO pin 0.

### GPIO Interrupt Sense (GPIOIS), offset 0x404

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IS							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	RW	0x00	GPIO Interrupt Sense

#### Value Description

0	The edge on the corresponding pin is detected (edge-sensitive).
1	The level on the corresponding pin is detected (level-sensitive).

### GPIO Interrupt Both Edges:GPIOIBE, offset 0x408

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IBE							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	RW	0x00	GPIO Interrupt Both Edges

#### Value Description

0	Interrupt generation is controlled by the <b>GPIO Interrupt Event (GPIOIEV)</b> register (see page 666).
1	Both edges on the corresponding pin trigger an interrupt.

### GPIO Interrupt Event : GPIOIEV, offset 0x40C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IEV							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	RW	0x00	GPIO Interrupt Event

#### Value Description

0	A falling edge or a Low level on the corresponding pin triggers an interrupt.
1	A rising edge or a High level on the corresponding pin triggers an interrupt.

### GPIO Interrupt Mask: GPIOIM, offset 0x410

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IME							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	RW	0x00	GPIO Interrupt Mask Enable

Value	Description
0	The interrupt from the corresponding pin is masked.
1	The interrupt from the corresponding pin is sent to the interrupt controller.

### GPIO Raw Interrupt Status: GPIORIS, offset 0x414 (read only)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								RIS							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Value	Description
0	An interrupt condition has not occurred on the corresponding pin.
1	An interrupt condition has occurred on the corresponding pin.

For edge-detect interrupts, this bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

For a GPIO level-detect interrupt, the bit is cleared when the level is deasserted.

### GPIO Masked Interrupt Status: GPIOMIS, offset 0x418 (read only)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								MIS							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

Value	Description
0	An interrupt condition on the corresponding pin is masked or has not occurred.
1	An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.

### GPIO Interrupt Clear: GPIOICR, offset 0x41C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IC							
Type	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear
Value				Description
0				The corresponding interrupt is unaffected.
1				The corresponding interrupt is cleared.

### GPIO Pull-Up Select: GPIOPUR, offset 0x510

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								PUE							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	RW	-	Pad Weak Pull-Up Enable
Value				Description
0				The corresponding pin's weak pull-up resistor is disabled.
1				The corresponding pin's weak pull-up resistor is enabled.

### GPIO Pull-Down Select (GPIOPDR), offset 0x514

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								PDE							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	RW	0x00	Pad Weak Pull-Down Enable
Value				Description
0				The corresponding pin's weak pull-down resistor is disabled.
1				The corresponding pin's weak pull-down resistor is enabled.

### GPIO Analog Mode Select: GPIOAMSEL, offset 0x528

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								GPIOAMSEL							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	GPIOAMSEL	RW	0x00	GPIO Analog Mode Select
				Value Description
				0 The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.
				1 The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.

### GPIO Digital Enable: GPIODEN, offset 0x51C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								DEN							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	RW	-	Digital Enable
				Value Description
				0 The digital functions for the corresponding pin are disabled.
				1 The digital functions for the corresponding pin are enabled.

### GPIO ADC Control: GPIOADCCTL, offset 0x530

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								ADCEN							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ADCEN	RW	0x00	ADC Trigger Enable
				Value Description
				0 The corresponding pin is not used to trigger the ADC.
				1 The corresponding pin is used to trigger the ADC.

## TIMER

### SysTick

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	STCTRL
\$E000E014	0	24-bit RELOAD value						STRELOAD
\$E000E018	0	24-bit CURRENT value of SysTick counter						STCURRENT

#### **SysTick Control and Status Register(STCTRL)**

Enable: 0 timer disabled, 1 timer enabled

INTEN: 0 interrupt disabled, 1 interrupt is generated to the NVIC when SysTick counts to 0.

CLK\_SRC: 0 (POSC) divided by 4, 1 system clock

COUNT: 0 SysTick timer has not counted to 0 yet, 1 SysTick timer has counted to 0. This bit is cleared by a read of the register or if the STCURRENT register is written with any value.

#### **SysTick Reload Value Register (STRELOAD)**

This register specifies the start value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0.

Start value can be between 0x1 and 0x00FFFFFF (only 24 bit value can be written)

#### **SysTick Current Value Register (STCURRENT)**

This register is write-clear. Writing to it with any value clears the register. Clearing this register also clears the COUNT bit of the STCTRL register.



## General Purpose Timers


### Base addresses of six 16/32 bit Timers and six 32/64 bit Timers:

- 16/32-bit Timer 0: 0x4003.0000
- 16/32-bit Timer 1: 0x4003.1000
- 16/32-bit Timer 2: 0x4003.2000
- 16/32-bit Timer 3: 0x4003.3000
- 16/32-bit Timer 4: 0x4003.4000
- 16/32-bit Timer 5: 0x4003.5000
- 32/64-bit Wide Timer 0: 0x4003.6000
- 32/64-bit Wide Timer 1: 0x4003.7000
- 32/64-bit Wide Timer 2: 0x4004.C000
- 32/64-bit Wide Timer 3: 0x4004.D000
- 32/64-bit Wide Timer 4: 0x4004.E000
- 32/64-bit Wide Timer 5: 0x4004.F000

### Timer Configuration : CFG, offset 0x000

Value of Bit field 2:0	Description
0x0	For a 16/32-bit timer, this value selects the 32-bit timer configuration. For a 32/64-bit wide timer, this value selects the 64-bit timer configuration.
0x1	For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration. For a 32/64-bit wide timer, this value selects the 64-bit real-time clock (RTC) counter configuration.
0x4	For a 16/32-bit timer, this value selects the 16-bit timer configuration. For a 32/64-bit wide timer, this value selects the 32-bit timer configuration.


### Timer A/B Mode : TAMR/ TBMR, offset 0x004/0x008



Bit field	Value	Description
1:0	0x1	One shot timer mode
	0x2	Periodic timer mode
	0x3	Capture mode
2	0	Edge count mode
	1	Edge time mode
3	0	Capture or compare mode
	1	PWM
4	0	Timer counts down

	1	Timer counts up
5	0	The match interrupt is disabled for match events.
	1	An interrupt is generated when the match value in the TAMATCHR register is reached in the one-shot and periodic modes.
6	0	Timer A begins counting as soon as it is enabled
	1	If Timer A is enabled (TAEN is set in the CTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain
7	0	Snap shot mode is disabled
	1	If Timer A is configured in the periodic mode, the actual free-running, capture or snapshot value of Timer A is loaded at the time-out event/capture or snapshot event into the Timer A ( TAR) register. If the timer prescaler is used, the prescaler snapshot is loaded into the Timer A ( TAPR).
8	0	Update the TAR and TAV registers with the value in the TAILR register on the next cycle. Also update the TAPS and TAPV registers with the value in the TAPR register on the next cycle.
	1	Update the TAR and TAV registers with the value in the TAILR register on the next timeout. Also update the TAPS and TAPV registers with the value in the TAPR register on the next timeout.
9	0	Capture event interrupt is disabled.
	1	Capture event interrupt is enabled.
10	0	Update the TAMATCHR register and the TAPR register, if used, on the next cycle.
	1	Update the TAMATCHR register and the TAPR register, if used, on the next time out.
11	0	Legacy operation with CCP pin driven Low when the TAILR is reloaded after the timer reaches 0.
	1	CCP is driven High when the TAILR is reloaded after the timer reaches 0.

### Timer Control : CTL, offset 0x00C



Bit field	Value	Description
14	0	Output is unaffected.
	1	Output is inverted.
13	0	The output Timer B ADC trigger is disabled.
	1	The output Timer B ADC trigger is enabled.
11:10	0x0	Timer B Event Mode, Positive edge
	0x1	Timer B Event Mode, Negative edge
	0x3	Timer B Event Mode, both edges

9	0	Timer B continues counting while the processor is halted by the debugger.
	1	Timer B freezes counting while the processor is halted by the debugger.
8	0	Timer B is disabled.
	1	Timer B is enabled and begins counting or the capture logic is enabled based on the CFG register.
6	0	Timer A PWM Output Level is unaffected.
	1	Timer A PWM Output Level is inverted.
5	0	The output Timer A ADC trigger is disabled.
	1	The output Timer A ADC trigger is enabled.
4	0	RTC counting freezes while the processor is halted by the debugger.
	1	RTC counting continues while the processor is halted by the debugger.
3:2	0x0	Timer A Event Mode, Positive edge
	0x1	Timer A Event Mode, Negative edge
	0x3	Timer A Event Mode, both edges
1	0	Timer A continues counting while the processor is halted by the debugger.
	1	Timer A freezes counting while the processor is halted by the debugger.
0	0	Timer A is disabled.
	1	Timer A is enabled and begins counting or the capture logic is enabled based on the CFG register.

#### Timer Interrupt Mask: IMR, offset 0x018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved															WUEIM	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved				TBMIM	CBEIM	CBMIM	TBTOIM	reserved				TAMIM	RTCIM	CAEIM	CAMIM	TATOIM
Type	RO	RO	RO	RO	RW	RW	RW	RW	RO	RO	RO	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

bit	function
16	32/64-Bit Wide Write Update (WUE) Error Interrupt Mask
11	Timer B Match (TBM) Interrupt Mask
10	Timer B Capture Mode Event (CBE) Interrupt Mask
9	Timer B Capture Mode Match (CBM) Interrupt Mask
8	Timer B Time-Out (TBTO) Interrupt Mask
4	Timer A Match (TAM) Interrupt Mask
3	RTC Interrupt Mask
2	Timer A Capture Mode Event (CAE) Interrupt Mask
1	Timer A Capture Mode Match (CAM) Interrupt Mask
0	Timer A Time-Out (TATO) Interrupt Mask

0: Interrupt is disabled, 1: Interrupt is enabled

### Timer Raw Interrupt Status : RIS, offset 0x01C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															WUERIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved				TBM RIS	CBERIS	CBMRIS	TBTORIS	reserved				TAMRIS	RTC RIS	CAERIS	CAMRIS	TATORIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

0: Match/capture/time-out etc. events not occurred.

1: Match/capture/time-out etc. events occurred.

(TBM, CBE, etc. corresponds to the same abbreviations as the above table)

### Timer Masked Interrupt Status : MIS, offset 0x020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															WUEMIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved				TBMMIS	CBEMIS	CBMMIS	TBTOMIS	reserved				TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

0: Match/capture/time-out etc. interrupts has not occurred or masked.

1: Unmasked Match/capture/time-out etc. interrupt has occurred.

(TBM, CBE, etc. corresponds to the same abbreviations as the above table)

### Timer Interrupt Clear: ICR, offset 0x024

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															WUECINT
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved				TBMCINT	CBECINT	CBMCINT	TBTCINT	reserved				TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCINT
Type	RO	RO	RO	RO	W1C	W1C	W1C	W1C	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Writing a 1 to this a bit clears the respective bit in RIS and MRIS registers.

### Timer A/B Interval Load: TAILR/ TBILR, offset 0x028/0x02C


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TAILR															
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TAILR															
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31:0	TAILR	RW	0xFFFF.FFFF	GPTM Timer A Interval Load Register Writing this field loads the counter for Timer A .

(Same for Timer B)


### Timer A/B Match: TAMATCHR/ TBMATCHR, offset 0x030/0x034



Bit/Field	Name	Type	Reset	Description
31:0	TAMR	RW	0xFFFF.FFFF	GPTM Timer A Match Register This value is compared to the <b>GPTMTAR</b> register to determine match events.

(Same for Timer B)

### Timer A/B Prescale: TAPR/ TBPR, offset 0x038/0x03C




TAPSRH: GPTM Timer A Prescale High Byte. For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescaler.

TAPSRH: GPTM Timer A Prescale Low Byte. For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler.

(Same for Timer B)

### Timer A/B Prescale Match: TAPMR/TBPMR, offset 0x040/0x044




TAPSRH: GPTM Timer A Match Prescale High Byte. For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit match prescaler.

TAPSRH: GPTM Timer A Match Prescale Low Byte. For the 16/32-bit GPTM, this field contains the entire 8-bit match prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit match prescaler.

(Same for Timer B)

### Timer A/B: TAR/ TBR, offset 0x048/0x04C



Bit/Field	Name	Type	Reset	Description
-----------	------	------	-------	-------------


31:0	TAR	RO	0xFFFF.FFFF	GPTM Timer A Register
------	-----	----	-------------	-----------------------

A read returns the current value of the **GPTM Timer A Count Register**, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

Activate Windows  
Go to Settings to activate Windows.

(Same for Timer B)

### Timer A/B Value : TAV/ TBV, offset 0x050/0x054



Bit/Field	Name	Type	Reset	Description
-----------	------	------	-------	-------------

31:0	TAV	RW	0xFFFF.FFFF	GPTM Timer A Value
------	-----	----	-------------	--------------------

A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.

(Same for Timer B)

### Timer Peripheral Properties ( PP), offset 0xFC0

Bit field 3:0 defines the size where

- 0 Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter.
- 1 Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter.

### Timer Synchronize ( SYNC), offset 0x010

This register is only implemented on timer Module 0 only. This register allows software to synchronize a number of timers.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved								SYNCWT5		SYNCWT4		SYNCWT3		SYNCWT2	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SYNCWT1		SYNCWT0		SYNCT5		SYNCT4		SYNCT3		SYNCT2		SYNCT1		SYNCT0	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Two bits for each timer to synchronize. For a timer Timer n, bit values and descriptions are as follows:

- 0x0 Timer n is not affected.
- 0x1 A timeout event for Timer A of Timer n is triggered.
- 0x2 A timeout event for Timer B of Timer n is triggered.
- 0x3 A timeout event for both Timer A and Timer B of Timer n is triggered.

## Analog-to-Digital Converter

### Base addresses of the ADC modules are:

ADC0: 0x4003.8000

ADC1: 0x4003.9000

### Sample sequencers:

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

### Analog-to-Digital Converter Run Mode Clock Gating Control: RCGADC, 0x400FE638

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved															
															R1	R0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Rn=0 ADC module n is disabled.

Rn=1 Enable and provide a clock to ADC module n in Run mode.

### ADC Sample Sequence Input Multiplexer Select 0: ADCSSMUX0, offset 0x040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MUX7				MUX6				MUX5				MUX4			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MUX3				MUX2				MUX1				MUX0			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

### ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MUX3				MUX2				MUX1				MUX0			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												MUX0			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit/Field	Name	Type	Reset	Description
31:28	MUX7	RW	0x0	8th Sample Input Select The MUX7 field is used during the eighth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. The value set here indicates the corresponding pin, for example, a value of 0x1 indicates the input is AIN1.
27:24	MUX6	RW	0x0	7th Sample Input Select The MUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
23:20	MUX5	RW	0x0	6th Sample Input Select The MUX5 field is used during the sixth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
19:16	MUX4	RW	0x0	5th Sample Input Select The MUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15:12	MUX3	RW	0x0	4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11:8	MUX2	RW	0x0	3rd Sample Input Select The MUX2 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7:4	MUX1	RW	0x0	2nd Sample Input Select The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	RW	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

#### **ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044**

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### **ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064**

#### **ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084.**



ASENn=0, sample sequencer n is disabled,  
ASENn=1, sample sequencer n is enabled.

BUSY=0, ADC is idle,  
BUSY=1, ADC is busy.

#### **ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028**

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	GSYNC	reserved				SYNCWAIT	reserved									
Type	RW	RO	RO	RO	RO	RW	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												SS3	SS2	SS1	SS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-

GSYNC bit is cleared once sampling has been initiated.

GSYNC=1 This bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written.

SYNCWAIT=0 Sampling begins when a sample sequence has been initiated.

SYNCWAIT=1 This bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set.

SSn=0 No effect.

SSn=1 Begin sampling on Sample Sequencer n, if the sequencer is enabled in the ADCACTSS register.

#### **ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048**

#### **ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068**

#### **ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088**

#### **ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8**

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved				DATA											
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	-	-	-	-	-	-	-	-	-	-	-	-

#### **ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C**

#### **ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C**

#### **ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C**

#### **ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC**

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved				FULL	reserved				EMPTY	HPTR				TPTR	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

FULL=0 The FIFO is not currently full.

FULL=1 The FIFO is currently full.



Name	Type	Reset	Description																										
EMn	RW	0x0	<p>SSn Trigger Select</p> <p>This field selects the trigger source for Sample Sequencern .</p> <p>The valid configurations for this field are:</p> <table><tr><th>Value</th><th>Event</th></tr><tr><td>0x0</td><td><p>Processor (default)</p><p>The trigger is initiated by setting the SSn bit in the <b>ADCPSSI</b> register.</p></td></tr><tr><td>0x1</td><td><p>Analog Comparator 0</p><p>This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register .</p></td></tr><tr><td>0x2</td><td><p>Analog Comparator 1</p><p>This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register</p></td></tr><tr><td>0x3</td><td>reserved</td></tr><tr><td>0x4</td><td><p>External (GPIO Pins)</p><p>This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 655).</p><p><b>Note:</b> GPIOs that have AINx signals as alternate functions can be used to trigger the ADC. However, the pin cannot be used as both a GPIO and an analog input.</p></td></tr><tr><td>0x5</td><td><p>Timer</p><p>In addition, the trigger must be enabled with the TnOTE bit in the <b>GPTMCTL</b> register</p></td></tr><tr><td>0x6</td><td><p>PWM generator 0</p><p>The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register .</p></td></tr><tr><td>0x7</td><td><p>PWM generator 1</p><p>The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register</p></td></tr><tr><td>0x8</td><td><p>PWM generator 2</p><p>The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register</p></td></tr><tr><td>0x9</td><td><p>PWM generator 3</p><p>The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register</p></td></tr><tr><td>0xA-0xE</td><td>reserved</td></tr><tr><td>0xF</td><td>Always (continuously sample)</td></tr></table>	Value	Event	0x0	<p>Processor (default)</p> <p>The trigger is initiated by setting the SSn bit in the <b>ADCPSSI</b> register.</p>	0x1	<p>Analog Comparator 0</p> <p>This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register .</p>	0x2	<p>Analog Comparator 1</p> <p>This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register</p>	0x3	reserved	0x4	<p>External (GPIO Pins)</p> <p>This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 655).</p> <p><b>Note:</b> GPIOs that have AINx signals as alternate functions can be used to trigger the ADC. However, the pin cannot be used as both a GPIO and an analog input.</p>	0x5	<p>Timer</p> <p>In addition, the trigger must be enabled with the TnOTE bit in the <b>GPTMCTL</b> register</p>	0x6	<p>PWM generator 0</p> <p>The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register .</p>	0x7	<p>PWM generator 1</p> <p>The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register</p>	0x8	<p>PWM generator 2</p> <p>The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register</p>	0x9	<p>PWM generator 3</p> <p>The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register</p>	0xA-0xE	reserved	0xF	Always (continuously sample)
Value	Event																												
0x0	<p>Processor (default)</p> <p>The trigger is initiated by setting the SSn bit in the <b>ADCPSSI</b> register.</p>																												
0x1	<p>Analog Comparator 0</p> <p>This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register .</p>																												
0x2	<p>Analog Comparator 1</p> <p>This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register</p>																												
0x3	reserved																												
0x4	<p>External (GPIO Pins)</p> <p>This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 655).</p> <p><b>Note:</b> GPIOs that have AINx signals as alternate functions can be used to trigger the ADC. However, the pin cannot be used as both a GPIO and an analog input.</p>																												
0x5	<p>Timer</p> <p>In addition, the trigger must be enabled with the TnOTE bit in the <b>GPTMCTL</b> register</p>																												
0x6	<p>PWM generator 0</p> <p>The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register .</p>																												
0x7	<p>PWM generator 1</p> <p>The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register</p>																												
0x8	<p>PWM generator 2</p> <p>The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register</p>																												
0x9	<p>PWM generator 3</p> <p>The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register</p>																												
0xA-0xE	reserved																												
0xF	Always (continuously sample)																												

#### ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		SS3		reserved		SS2		reserved		SS1		reserved		SS0	
Type	RO	RO	RW	RW	RO	RO	RW	RW	RO	RO	RW	RW	RO	RO	RW	RW
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

SSn: This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer n. A priority encoding of 0x0 is highest and 0x3 is lowest.

## ADC Sample Phase Control: ADCSPC

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												PHASE			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Name	Type	Reset	Description
PHASE	RW	0x0	Phase Difference
			This field selects the sample phase difference from the standard sample time.
			Value Description
		0x0	ADC sample lags by 0.0°
		0x1	ADC sample lags by 22.5°
		0x2	ADC sample lags by 45.0°
		0x3	ADC sample lags by 67.5°
		0x4	ADC sample lags by 90.0°
		0x5	ADC sample lags by 112.5°
		0x6	ADC sample lags by 135.0°
		0x7	ADC sample lags by 157.5°
		0x8	ADC sample lags by 180.0°
		0x9	ADC sample lags by 202.5°
		0xA	ADC sample lags by 225.0°
		0xB	ADC sample lags by 247.5°
		0xC	ADC sample lags by 270.0°
		0xD	ADC sample lags by 292.5°
		0xE	ADC sample lags by 315.0°
		0xF	ADC sample lags by 337.5°

## ADC Interrupt Mask (ADCIM), offset 0x008

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved												DCONSS3	DCONSS2	DCONSS1	DCONSS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												MASK3	MASK2	MASK1	MASK0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DCONSSn=0 The status of the digital comparators does not affect the SSn interrupt status.

DCONSSn=1 The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SSn interrupt line.

MASKn=0 The status of Sample Sequencer n does not affect the SSn interrupt status.

MASKn=1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INRn bit) is sent to the interrupt controller.

### ADC Interrupt Status and Clear (ADCISC), offset 0x00C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved												DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												IN3	IN2	IN1	IN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW1C	RW1C	RW1C	RW1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DCINSSn=0 No interrupt has occurred or the interrupt is masked. Both the INRDC bit in the ADCRIS register and the DCONSSn bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.

DCINSSn=1 This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.

INn=0 No interrupt has occurred or the interrupt is masked.

INn=1 Both the INRn bit in the ADCRIS register and the MASKn bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.

This bit is cleared by writing a 1. Clearing this bit also clears the INRn bit in the ADCRIS register.

### ADC Raw Interrupt Status (ADCRIS), offset 0x004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															INRDC
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												INR3	INR2	INR1	INR0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

INRn = 0 An interrupt has not occurred.

INRn = 1 A sample has completed conversion and if the respective ADCSSCTLn IEx bit is set, enabling a raw interrupt.

This bit is cleared by writing a 1 to the INn bit in the ADCISC register.

### ADC Peripheral Configuration (ADCPC), offset 0xFC4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												SR			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

#### ADC Sample Rate

This field specifies the number of ADC conversions per second and is used in Run, Sleep, and Deep-Sleep modes. The field encoding is based on the legacy RCGC0 register encoding. The programmed sample rate cannot exceed the maximum sample rate specified by the `MR` field in the `ADCPP` register. The `SR` field is encoded as follows:

Value	Description
0x0	Reserved
0x1	125 ksp/s
0x2	Reserved
0x3	250 ksp/s
0x4	Reserved
0x5	500 ksp/s
0x6	Reserved
0x7	1 Msp/s
0x8 - 0xF	Reserved

ADC Sample Averaging Control (ADCSAC), offset 0x030

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved													AVG		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- 0x0 No hardware oversampling
- 0x1 2x hardware oversampling
- 0x2 4x hardware oversampling
- 0x3 8x hardware oversampling
- 0x4 16x hardware oversampling
- 0x5 32x hardware oversampling
- 0x6 64x hardware oversampling
- 0x7 reserved



## Serial I/O

## UART

```
UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
```

### Run Clock Gate Control Register for UART (RCGCUART) (address is 0x400FE618)

[illegible]

### UART Data (UARTDR), offset 0x000

[illegible]

### UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

[illegible]

3 OE RO 0 UART Overrun Error

Value Description

- 0 No data has been lost due to a FIFO overrun.
- 1 New data was received when the FIFO was full, resulting in data loss.

This bit is cleared by a write to UARTECR.

The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO.

2 BE RO 0 UART Break Error

Value Description

- 0 No break condition has occurred
- 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to UARTECR.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

1 PE RO 0 UART Parity Error

Value Description

- 0 No parity error has occurred
- 1 The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTECRH register.

This bit is cleared to 0 by a write to UARTECR.

0 FE RO 0 UART Framing Error

Value Description

- 0 No framing error has occurred
- 1 The received character does not have a valid stop bit (a valid stop bit is 1).

This bit is cleared to 0 by a write to UARTECR.

In FIFO mode, this error is associated with the character at the top of the FIFO.

## UART Control (UARTCTL), offset 0x030

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CTSEN	RTSEN	reserved		RTS	reserved	RXE	TXE	LBE	reserved	HSE	EOT	SMART	SIRLP	SIREN	UARTEN
Type	RW	RW	RO	RO	RW	RO	RW	RW	RW	RO	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

15 CTSEN RW 0 Enable Clear To Send

Value Description

- 0 CTS hardware flow control is disabled.
- 1 CTS hardware flow control is enabled. Data is only transmitted when the `U1CTIS` signal is asserted.

14	RTSEN	RW	0	<p>Enable Request to Send</p> <p>Value Description</p> <p>0     RTS hardware flow control is disabled.</p> <p>1     RTS hardware flow control is enabled. Data is only requested (by asserting <code>U1RTS</code>) when the receive FIFO has available entries.</p>
11	RTS	RW	0	<p>Request to Send</p> <p>When <code>RTSEN</code> is clear, the status of this bit is reflected on the <code>U1RTS</code> signal. If <code>RTSEN</code> is set, this bit is ignored on a write and should be ignored on read.</p>
9	RXE	RW	1	<p>UART Receive Enable</p> <p>Value Description</p> <p>0     The receive section of the UART is disabled.</p> <p>1     The receive section of the UART is enabled.</p> <p>If the UART is disabled in the middle of a receive, it completes the current character before stopping.</p> <p><b>Note:</b>    To enable reception, the <code>UARTEN</code> bit must also be set.</p>
8	TXE	RW	1	<p>UART Transmit Enable</p> <p>Value Description</p> <p>0     The transmit section of the UART is disabled.</p> <p>1     The transmit section of the UART is enabled.</p> <p>If the UART is disabled in the middle of a transmission, it completes the current character before stopping.</p> <p><b>Note:</b>    To enable transmission, the <code>UARTEN</code> bit must also be set.</p>
7	LBE	RW	0	<p>UART Loop Back Enable</p> <p>Value Description</p> <p>0     Normal operation.</p> <p>1     The <code>U1TX</code> path is fed through the <code>U1RX</code> path.</p>
5	HSE	RW	0	<p>High-Speed Enable</p> <p>Value Description</p> <p>0     The UART is clocked using the system clock divided by 16.</p> <p>1     The UART is clocked using the system clock divided by 8.</p> <p><b>Note:</b>    System clock used is also dependent on the baud-rate divisor configuration (see page 914) and page 915).</p> <p>          The state of this bit has no effect on clock generation in ISO 7816 smart card mode (the <code>SMART</code> bit is set).</p>
4	EOT	RW	0	<p>End of Transmission</p> <p>This bit determines the behavior of the <code>TXRIS</code> bit in the <code>UARTRIS</code> register.</p> <p>Value Description</p> <p>0     The <code>TXRIS</code> bit is set when the transmit FIFO condition specified in <code>UARTIFLS</code> is met.</p> <p>1     The <code>TXRIS</code> bit is set only after all transmitted data, including stop bits, have cleared the serializer.</p>
0	UARTEN	RW	0	<p>UART Enable</p> <p>Value Description</p> <p>0     The UART is disabled.</p> <p>1     The UART is enabled.</p> <p>If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.</p>

## UART Line Control (UARTLCRH), offset 0x02C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								SPS	WLEN		FEN	STP2	EPS	PEN	BRK
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

7	SPS	RW	0	UART Stick Parity Select When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled.										
6:5	WLEN	RW	0x0	UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: <table><tr><th>Value</th><th>Description</th></tr><tr><td>0x0</td><td>5 bits (default)</td></tr><tr><td>0x1</td><td>6 bits</td></tr><tr><td>0x2</td><td>7 bits</td></tr><tr><td>0x3</td><td>8 bits</td></tr></table>	Value	Description	0x0	5 bits (default)	0x1	6 bits	0x2	7 bits	0x3	8 bits
Value	Description													
0x0	5 bits (default)													
0x1	6 bits													
0x2	7 bits													
0x3	8 bits													
4	FEN	RW	0	UART Enable FIFOs <table><tr><th>Value</th><th>Description</th></tr><tr><td>0</td><td>The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.</td></tr><tr><td>1</td><td>The transmit and receive FIFO buffers are enabled (FIFO mode).</td></tr></table>	Value	Description	0	The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.	1	The transmit and receive FIFO buffers are enabled (FIFO mode).				
Value	Description													
0	The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.													
1	The transmit and receive FIFO buffers are enabled (FIFO mode).													
3	STP2	RW	0	UART Two Stop Bits Select <table><tr><th>Value</th><th>Description</th></tr><tr><td>0</td><td>One stop bit is transmitted at the end of a frame.</td></tr><tr><td>1</td><td>Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. When in 7816 smartcard mode (the SMART bit is set in the UARTCTL register), the number of stop bits is forced to 2.</td></tr></table>	Value	Description	0	One stop bit is transmitted at the end of a frame.	1	Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. When in 7816 smartcard mode (the SMART bit is set in the UARTCTL register), the number of stop bits is forced to 2.				
Value	Description													
0	One stop bit is transmitted at the end of a frame.													
1	Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. When in 7816 smartcard mode (the SMART bit is set in the UARTCTL register), the number of stop bits is forced to 2.													
2	EPS	RW	0	UART Even Parity Select <table><tr><th>Value</th><th>Description</th></tr><tr><td>0</td><td>Odd parity is performed, which checks for an odd number of 1s.</td></tr><tr><td>1</td><td>Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.</td></tr></table> This bit has no effect when parity is disabled by the PEN bit.	Value	Description	0	Odd parity is performed, which checks for an odd number of 1s.	1	Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.				
Value	Description													
0	Odd parity is performed, which checks for an odd number of 1s.													
1	Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.													
1	PEN	RW	0	UART Parity Enable <table><tr><th>Value</th><th>Description</th></tr><tr><td>0</td><td>Parity is disabled and no parity bit is added to the data frame.</td></tr><tr><td>1</td><td>Parity checking and generation is enabled.</td></tr></table>	Value	Description	0	Parity is disabled and no parity bit is added to the data frame.	1	Parity checking and generation is enabled.				
Value	Description													
0	Parity is disabled and no parity bit is added to the data frame.													
1	Parity checking and generation is enabled.													
0	BRK	RW	0	UART Send Break <table><tr><th>Value</th><th>Description</th></tr><tr><td>0</td><td>Normal use.</td></tr><tr><td>1</td><td>A Low level is continually output on the UARTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).</td></tr></table>	Value	Description	0	Normal use.	1	A Low level is continually output on the UARTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).				
Value	Description													
0	Normal use.													
1	A Low level is continually output on the UARTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).													

## UART Flag (UARTFR), offset 0x018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								TXFE	RXFF	TXFF	RXFE	BUSY	reserved		CTS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0

7	TXFE	RO	1	<p><b>UART Transmit FIFO Empty</b></p> <p>The meaning of this bit depends on the state of the <code>FEEN</code> bit in the <code>UARTLCRH</code> register.</p> <p>Value Description</p> <p>0 The transmitter has data to transmit.</p> <p>1 If the FIFO is disabled (<code>FEEN</code> is 0), the transmit holding register is empty.</p> <p>If the FIFO is enabled (<code>FEEN</code> is 1), the transmit FIFO is empty.</p>
6	RXFF	RO	0	<p><b>UART Receive FIFO Full</b></p> <p>The meaning of this bit depends on the state of the <code>FEEN</code> bit in the <code>UARTLCRH</code> register.</p> <p>Value Description</p> <p>0 The receiver can receive data.</p> <p>1 If the FIFO is disabled (<code>FEEN</code> is 0), the receive holding register is full.</p> <p>If the FIFO is enabled (<code>FEEN</code> is 1), the receive FIFO is full.</p>
5	TXFF	RO	0	<p><b>UART Transmit FIFO Full</b></p> <p>The meaning of this bit depends on the state of the <code>FEEN</code> bit in the <code>UARTLCRH</code> register.</p> <p>Value Description</p> <p>0 The transmitter is not full.</p> <p>1 If the FIFO is disabled (<code>FEEN</code> is 0), the transmit holding register is full.</p> <p>If the FIFO is enabled (<code>FEEN</code> is 1), the transmit FIFO is full.</p>
4	RXFE	RO	1	<p><b>UART Receive FIFO Empty</b></p> <p>The meaning of this bit depends on the state of the <code>FEEN</code> bit in the <code>UARTLCRH</code> register.</p> <p>Value Description</p> <p>0 The receiver is not empty.</p> <p>1 If the FIFO is disabled (<code>FEEN</code> is 0), the receive holding register is empty.</p> <p>If the FIFO is enabled (<code>FEEN</code> is 1), the receive FIFO is empty.</p>
3	BUSY	RO	0	<p><b>UART Busy</b></p> <p>Value Description</p> <p>0 The UART is not busy.</p> <p>1 The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.</p> <p>This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).</p>
0	CTS	RO	0	<p><b>Clear To Send</b></p> <p>Value Description</p> <p>0 The <code>U1CTS</code> signal is not asserted.</p> <p>1 The <code>U1CTS</code> signal is asserted.</p>

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										RXIFLSEL			TXIFLSEL		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0

5:3	RXIFLSEL	RW	0x2	UART Receive Interrupt FIFO Level Select
-----	----------	----	-----	--

The trigger points for the receive interrupt are as follows:

Value	Description
0x0	RX FIFO $\geq \frac{1}{8}$ full
0x1	RX FIFO $\geq \frac{1}{4}$ full
0x2	RX FIFO $\geq \frac{1}{2}$ full (default)
0x3	RX FIFO $\geq \frac{3}{4}$ full
0x4	RX FIFO $\geq \frac{7}{8}$ full
0x5-0x7	Reserved

2:0	TXIFLSEL	RW	0x2	UART Transmit Interrupt FIFO Level Select
-----	----------	----	-----	---

The trigger points for the transmit interrupt are as follows:

Value	Description
0x0	TX FIFO $\leq \frac{1}{8}$ empty
0x1	TX FIFO $\leq \frac{1}{4}$ empty
0x2	TX FIFO $\leq \frac{1}{2}$ empty (default)
0x3	TX FIFO $\leq \frac{3}{4}$ empty
0x4	TX FIFO $\leq \frac{7}{8}$ empty
0x5-0x7	Reserved

### UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

[illegible]

### **UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028**



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type	reserved															
Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type	reserved										DIVFRAC					
Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RW 0	RW 0	RW 0	RW 0	RW 0	RW 0

## UART Interrupt Mask (UARTIM), offset 0x038

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		9BITIM		reserved	OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	reserved		CTSIM	reserved
Type	RO	RO	RO	RW	RO	RW	RW	RW	RW	RW	RW	RW	RO	RO	RW	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

12	9BITIM	RW	0	9-Bit Mode Interrupt Mask
Value Description				
0 The 9BITRIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the 9BITRIS bit in the UARTRIS register is set.				
10	OEIM	RW	0	UART Overrun Error Interrupt Mask
Value Description				
0 The OERIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the OERIS bit in the UARTRIS register is set.				
9	BEIM	RW	0	UART Break Error Interrupt Mask
Value Description				
0 The BERIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the BERIS bit in the UARTRIS register is set.				
8	PEIM	RW	0	UART Parity Error Interrupt Mask
Value Description				
0 The PERIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set.				
7	FEIM	RW	0	UART Framing Error Interrupt Mask
Value Description				
0 The FERIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the FERIS bit in the UARTRIS register is set.				
6	RTIM	RW	0	UART Receive Time-Out Interrupt Mask
Value Description				
0 The RTRIS interrupt is suppressed and not sent to the interrupt controller.				
1 An interrupt is sent to the interrupt controller when the RTRIS bit in the UARTRIS register is set.				

5	TXIM	RW	0	UART Transmit Interrupt Mask
				Value Description
			0	The <b>TXRIS</b> interrupt is suppressed and not sent to the interrupt controller.
			1	An interrupt is sent to the interrupt controller when the <b>TXRIS</b> bit in the <b>UARTRIS</b> register is set.
4	RXIM	RW	0	UART Receive Interrupt Mask
				Value Description
			0	The <b>RXRIS</b> interrupt is suppressed and not sent to the interrupt controller.
			1	An interrupt is sent to the interrupt controller when the <b>RXRIS</b> bit in the <b>UARTRIS</b> register is set.
1	CTSIM	RW	0	UART Clear to Send Modem Interrupt Mask
				Value Description
			0	The <b>CTSRIS</b> interrupt is suppressed and not sent to the interrupt controller.
			1	An interrupt is sent to the interrupt controller when the <b>CTSRIS</b> bit in the <b>UARTRIS</b> register is set.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.





## SSI

### SSI Control 0 (SSICR0), offset 0x000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCR								SPH	SPO	FRF		DSS			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15:8	SCR				RW	0x00				SSI Serial Clock Rate						

This bit field is used to generate the transmit and receive bit rate of the SSI. The bit rate is:

$$BR = SysClk / (CPSDVSR * (1 + SCR))$$

where CPSDVSR is an even value from 2-254 programmed in the **SSICPSR** register, and SCR is a value from 0-255.

7                      SPH                      RW                      0

SSI Serial Clock Phase

This bit is only applicable to the Freescale SPI Format.

The **SPH** control bit selects the clock edge that captures data and allows it to change state. This bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.

Value    Description

- 0    Data is captured on the first clock edge transition.
- 1    Data is captured on the second clock edge transition.

6                      SPO                      RW                      0

SSI Serial Clock Polarity

Value    Description

- 0    A steady state Low value is placed on the **SSInClk** pin.
- 1    A steady state High value is placed on the **SSInClk** pin when data is not being transferred.

**Note:** If this bit is set, then software must also configure the GPIO port pin corresponding to the **SSInClk** signal as a pull-up in the **GPIO Pull-Up Select (GPIOPUR)** register.

5:4                      FRF                      RW                      0x0

SSI Frame Format Select

Value    Frame Format

- 0x0    Freescale SPI Frame Format
- 0x1    Texas Instruments Synchronous Serial Frame Format
- 0x2    MICROWIRE Frame Format
- 0x3    Reserved

3:0 DSS RW 0x0 SSI Data Size Select

Value	Data Size
0x0-0x2	Reserved
0x3	4-bit data
0x4	5-bit data
0x5	6-bit data
0x6	7-bit data
0x7	8-bit data
0x8	9-bit data
0x9	10-bit data
0xA	11-bit data
0xB	12-bit data
0xC	13-bit data
0xD	14-bit data
0xE	15-bit data
0xF	16-bit data

### SSI Control 1 (SSICR1), offset 0x004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												EOT	reserved	MS	SSE
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RO	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4	EOT				RW		0									

End of Transmission

This bit is only valid for Master mode devices and operations (ms = 0x0).

Value Description

- 0 The TXRIS interrupt indicates that the transmit FIFO is half full or less.
- 1 The End of Transmit interrupt mode for the TXRIS interrupt is enabled.

2 MS RW 0 SSI Master/Slave Select


This bit selects Master or Slave mode and can be modified only when the SSI is disabled (sse=0).

Value Description

- 0 The SSI is configured as a master.
- 1 The SSI is configured as a slave.

0	SSI operation is disabled.
1	SSI operation is enabled.

0	Normal serial port operation enabled.
1	Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.



### SSI Status (SSISR), offset 0x00C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											BSY	RFF	RNE	TNF	TFE
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	BSY			RO		0		SSI Busy Bit								

Value	Description
0	Not applicable
1	Applicable
2	Not applicable
3	Applicable
4	Not applicable
5	Applicable
6	Not applicable
7	Applicable
8	Not applicable
9	Applicable
10	Not applicable
11	Applicable
12	Not applicable
13	Applicable
14	Not applicable
15	Applicable
16	Not applicable
17	Applicable
18	Not applicable
19	Applicable
20	Not applicable
21	Applicable
22	Not applicable
23	Applicable
24	Not applicable
25	Applicable
26	Not applicable
27	Applicable
28	Not applicable
29	Applicable
30	Not applicable
31	Applicable
32	Not applicable
33	Applicable
34	Not applicable
35	Applicable
36	Not applicable
37	Applicable
38	Not applicable
39	Applicable
40	Not applicable
41	Applicable
42	Not applicable
43	Applicable
44	Not applicable
45	Applicable
46	Not applicable
47	Applicable
48	Not applicable
49	Applicable
50	Not applicable
51	Applicable
52	Not applicable
53	Applicable
54	Not applicable
55	Applicable
56	Not applicable
57	Applicable
58	Not applicable
59	Applicable
60	Not applicable
61	Applicable
62	Not applicable
63	Applicable
64	Not applicable
65	Applicable
66	Not applicable
67	Applicable
68	Not applicable
69	Applicable
70	Not applicable
71	Applicable
72	Not applicable
73	Applicable
74	Not applicable
75	Applicable
76	Not applicable
77	Applicable
78	Not applicable
79	Applicable
80	Not applicable
81	Applicable
82	Not applicable
83	Applicable
84	Not applicable
85	Applicable
86	Not applicable
87	Applicable
88	Not applicable
89	Applicable
90	Not applicable
91	Applicable
92	Not applicable
93	Applicable
94	Not applicable
95	Applicable
96	Not applicable
97	Applicable
98	Not applicable
99	Applicable

0 The SSI is idle.

1 The SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty.

3	RFF	RO	0	SSI Receive FIFO Full
---	-----	----	---	-----------------------

Value	Description
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

0 The receive FIFO is not full.

1 The receive FIFO is full.

2	RNE	RO	0	SSI Receive FIFO Not Empty
---	-----	----	---	----------------------------

Value	Description
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

0 The receive FIFO is empty.

- 1 The receive FIFO is not empty.

1	TNF	RO	1	SSI Transmit FIFO Not Full
---	-----	----	---	----------------------------

Value	Description
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

0 The transmit FIFO is full.

1 The transmit FIFO is not full.

0	TFE	RO	1	SSI Transmit FIFO Empty
---	-----	----	---	-------------------------

Value	Description
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

0 The transmit FIFO is not empty.

- 1 The transmit FIFO is empty.

### **SSI Clock Prescale (SSICPSR), offset 0x010**

<div><div>31</div><div>30</div><div>29</div><div>28</div><div>27</div><div>26</div><div>25</div><div>24</div><div>23</div><div>22</div><div>21</div><div>20</div><div>19</div><div>18</div><div>17</div><div>16</div></div>																
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<div><div>15</div><div>14</div><div>13</div><div>12</div><div>11</div><div>10</div><div>9</div><div>8</div><div>7</div><div>6</div><div>5</div><div>4</div><div>3</div><div>2</div><div>1</div><div>0</div></div>																
	reserved								CPSDVSR							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## SSI Interrupt Mask (SSIIM), offset 0x014

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												TXIM	RXIM	RTIM	RORIM
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

3 TXIM RW 0 SSI Transmit FIFO Interrupt Mask

Value Description

0 The transmit FIFO interrupt is masked.

1 The transmit FIFO interrupt is not masked.

2 RXIM RW 0 SSI Receive FIFO Interrupt Mask

Value Description

0 The receive FIFO interrupt is masked.

1 The receive FIFO interrupt is not masked.

1 RTIM RW 0 SSI Receive Time-Out Interrupt Mask

Value Description

0 The receive FIFO time-out interrupt is masked.

1 The receive FIFO time-out interrupt is not masked.

0 RORIM RW 0 SSI Receive Overrun Interrupt Mask

Value Description

0 The receive FIFO overrun interrupt is masked.

1 The receive FIFO overrun interrupt is not masked.

## SSI Raw Interrupt Status (SSIRIS), offset 0x018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												TXRIS	RXRIS	RTRIS	RORRIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

## SSI Masked Interrupt Status (SSIMIS), offset 0x01C

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												TXMIS	RXMIS	RTMIS	RORMIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## SSI Interrupt Clear (SSIICR), offset 0x020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												RTIC		RORIC	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- 1                      RTIC                      W1C                      0                      SSI Receive Time-Out Interrupt Clear  
Writing a 1 to this bit clears the **RTRIS** bit in the **SSIRIS** register and the **RTMIS** bit in the **SSIMIS** register.
- 0                      RORIC                      W1C                      0                      SSI Receive Overrun Interrupt Clear  
Writing a 1 to this bit clears the **RORRIS** bit in the **SSIRIS** register and the **RORMIS** bit in the **SSIMIS** register.

## SSI Clock Configuration (SSICC), offset 0xFC8

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												CS			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- 3:0                      CS                      RW                      0                      SSI Baud Clock Source  
The following table specifies the source that generates for the SSI baud clock:

Value	Description
0x0	System clock (based on clock source and divisor factor)
0x1-0x4	reserved
0x5	PIOSC
0x6 - 0xF	Reserved