

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.



## DQP (R-PSON-N22)


## PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4211024-3/H 08/15

NOTE: All linear dimensions are in millimeters



4211042/E 05/15

## DQP (R-PSON-N22) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design 0.125 Thick Stencil (Note E) Example Board Layout R0,12 22X0,80 Pin 1 000 Note D 0 0 0 22X0,23 0 0 0 20X0,5 6x1.4 0 0 0 0 0 0 0 0 0 0 -5.75 4,1 5,8 (62% Printed Solder Coverage by Area) Example Via Layout Design Via layout may vary depending Non Solder Mask Defined Pad on layout constraints (Note D, F) Example Solder Mask Opening (Note F) 3.24 21x Ø0.30 0.08 0,85 0 0 R<sub>0.14</sub> 0 € 0.75 0 0 Pad Geometry 0 0 5.48 0.28 (Note C) 0 0 0.07 0 0 0 All Around O O

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

