


|           |             |      |             |             |
|-----------|-------------|------|-------------|-------------|
| Schematic | Schematic1  |      | Update Date | 2026-01-06  |
|           |             |      | Create Date | 2023-12-02  |
| Page      | teensy      |      | Part Number | JLCPCB-002  |
| Drawn     | EasyEDA Pro | TxO  |             |             |
| Reviewed  | EasyEDA Pro |      |             |             |
|           |             | VER  | SIZE        | PAGE 1 OF 4 |
| EasyEDA   |             | V0.1 | A4          | EasyEDA.com |




output headers




8/2: changed order of CV outputs to match the wacky DAC output order


i2c header





reference for cv op-amps







address jumpers



bus connection



|           |             |      |             |             |
|-----------|-------------|------|-------------|-------------|
| Schematic | Schematic1  |      | Update Date | 2026-02-08  |
|           |             |      | Create Date | 2026-01-05  |
| Page      | interface   |      | Part Number | JLCPCB-002  |
| Drawn     | EasyEDA Pro | TxO  |             |             |
| Reviewed  | EasyEDA Pro |      |             |             |
|           |             | VER  | SIZE        | PAGE 3 OF 4 |
| EasyEDA   |             | V0.1 | A4          | EasyEDA.com |



|           |             |      |      |             |            |
|-----------|-------------|------|------|-------------|------------|
| Schematic | Schematic1  |      |      | Update Date | 2026-01-06 |
|           |             |      |      | Create Date | 2026-01-05 |
| Page      | triggers    |      |      | Part Number | JLCPCB-002 |
| Drawn     | EasyEDA Pro | TxO  |      |             |            |
| Reviewed  | EasyEDA Pro |      |      |             |            |
|           |             | VER  | SIZE | PAGE        | 4 OF 4     |
| EasyEDA   |             | V0.1 | A4   | EasyEDA.com |            |