



PUBLISHED BY UNIVERSIDAD DE LOS ANDES - COLOMBIA



This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

December 2020 - Bogotá D.C.

Contents

1	Universal Asynchronous Receiver Transmitter (UART).	5
1.1	Transmitter (TX)	5
1.1.1	Component description	5
1.1.2	Symbol	
1.1.3	Port description	6
1.1.4	Black box diagram	7
1.1.5	Functionality	7
1.1.6	Reference model	9
1.1.7	HDL: Black box	11
1.1.8	Test vector definition	12
1.1.9	HDL: Test vectors	13
1.1.10	White box diagram	15
1.1.11	HDL: White box	16
1.1.12	HDL: Blocks	19
1.1.13	Temporal simulation	19
1.1.14	Resource utilization	20
1.1.15	Quartus diagrams	20
1.1.16	Physical implementation	21
1.1.17	Results and learnt lessons	23
1.2	Receptor (RX)	24
1.2.1	Component description	24
1.2.2	Symbol	24
1.2.3	Port description	25
1.2.4	Black box diagram	25
1.2.5	Functionality	26
1.2.6	Reference model	28
1.2.7	HDL: Black box	30
1.2.8	Test vector definition	31
1.2.9	HDL: Test vectors	
1.2.10	White box diagram	33



	HDL: Blocks Temporal simulation Resource utilization Quartus diagrams Physical implementation	34 36 37 38 38 39
2	Serial Peripheral Interface (SPI).	41
2.1	Master (M)	41
2.1.1	Component description	41
2.1.2	· · · · · · · · · · · · · · · · · · ·	42
2.1.3	·	42
2.1.4	Black box diagram	43
2.1.5		44
2.1.6		46
2.1.7		49
2.1.8		50
2.1.9		50
2.1.10	•	53
2.1.11		53
2.1.12		57
2.1.13	·	57
2.1.14		58
	9	58
2.1.16	, ,	59
2.1.17	Results and learnt lessons	61
2.2		62
2.2.1	· · · · · · · · · · · · · · · · · · ·	62
2.2.2	Symbol	
2.2.3	Port description	
2.2.4	Black box diagram	
2.2.5	Functionality	
2.2.6		66
2.2.7		68
2.2.8		69
2.2.9		70
2.2.10	•	72 72
2.2.11		72 75
2.2.12		75 75
2.2.13	'	76
2.2.14		70 77
		77
	Results and learnt lessons	



- Favio Acosta -

In some way, asynchronous serial communication between devices, is analogous to human communication. Both don't require to be precise, just to be understandable.

Components designed:

Along this chapter, the asynchronous serial communication protocol UART will be exposed, showing the transmitter (TX) block and the receptor block (RX) with its specific features governed by the protocol definition.

1.1 Transmitter (TX)

Below, the serial communication component **UART Transmitter** (**TX**) is presented, showing its protocol to send information. To consult the whole UART transmitter core and its source codes, the next repository link can be followed: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_TX

1.1.1 Component description

QUALITY PRODUCTS

PEDAGOGICAL OBJECTIVE: The student understands and proposes product specifications and restrictions. DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate, and consistent) that explain: constraints, specifications, and search and identification of contexts where that component is used.

- a. The description of the component is written in the student words, organized logically and clearly.
- The specifications and restrictions fully respond to the requested component, demonstrating originality and own contributions.
- c. The search and identification of contexts where this component is used is clear.
- d. Discipline language is accurate and appropriate, phrases are grammatically correct and there are no spelling errors.

The serial transmitter port for UART is a module widely used into the System on Chip (SoC) communication field to transmit information between devices. It is asynchronous, which means that is necessary to establish a baud (Bits/Sec) rate as an agreement of both terminals. Regarding the data frame sent by tx, it has a one logic value (high level), until the input newData points



out, with another logic value of one, that there's a new byte to transmit. With this intention, the **tx** output starts to send the data frame to its destiny.


It is important to realize the restrictions in terms of data transfer speed, measured in bauds. In general, there's some limited special values devices support, which bounds are 4800 and 256000 bauds. A value up to this range, although is possible with the protocol designed, is rarely used. Another key point to highlight are the voltage values that represent the high and low logic levels; in the case of *DE0-Nano* where this component was developed, the values are **3.3V** and **0V** respectively.

1.1.2 Symbol

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates his component to a generic symbol usable in an architectural diagram. DELIVERABLES: Correct and complete diagram.

a. The symbol proposed to represent the component is based on symbols of a similar nature presented in the electronic component literature.



1.1.3 Port description

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student recognizes all the Input/Output (I/O) ports the module has. DELIVERABLES: A description of each I/O port signal where its type, size and initial state are enunciated.

- a. The whole I/O signal ports are explicitly described and it is easy to understand the functionality for each one into the core.
- b. It is clear for the input ports, what kind of signal has to be stimulated to get a correct performance.






I/O Ports description				
Name	Signal	Size	Initial	Description
	type		state	
BB_SYSTEM_tx_Out	Output	1	1	Transmitter signal in charge of
				carrying the data based on the
				baud rate.
BB_SYSTEM_busy_Out	Output	1	0	Boolean signal to indicate if the
				module is currently busy or idle.
BB_SYSTEM_CLOCK_50	Input	1	-	Clock of the system with a de-
				fault value of 50MHz.
BB_SYSTEM_RESET_InHigh	Input	1	0	Reset signal in case of reload the
				initial values for the module.
BB_SYSTEM_LOCK_InHigh	Input	1	0	Boolean signal to lock or not the
				module from an external signal.
BB_SYSTEM_newData_InHigh	Input	1	0	Boolean signal to inform of new
				data from an external module.
BB_SYSTEM_data_In	Input	8	00000000	Data in terms of bytes to trans-
				mit.

1.1.4 Black box diagram

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies input/output signals for the product. DELIVERABLES: Correct and complete diagram.

- a. There is full correspondence between the black box diagram and the functionality of the requested component.
- b. The black box diagram shows all input and output signals with their corresponding structured names (In/Out) and sizes (bit/bus).
- c. The black box diagram relates that component to the characterization diagram (test-bench).



1.1.5 Functionality

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student breaks down the problem into a set of steps that respond to the expected functionality.

DELIVERABLES: Equation / Truth Table / Macro-algorithm correct and complete according to component functionality.

a. The character equation and/or truth table and/or solution macro-algorithm correctly describes the functionality of the component and is properly represented by a detailed explanation where each step is less complex than the requested component.



Characteristic equation

$$data_In[7:0] \leftarrow (data_In[7], data_In[6], ..., data_In[0])_{CLOCK\ PER\ BIT} \leftarrow tx_Out$$

Truth table

	INPUTS	OU'.	FPUTS	
RESET_In	LOCK_In	newData_In	tx_Out	busy_Out
0	0	0	1	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

(9)

Macro-algorithm

```
Algorithm 1: Transmitter port TX
 Data:
 RESET_In, LOCK_In, newData_In, [7:0] data_In
 Algorithm:
 tx_Out = 1
 busy\_Out = 0
 counter = 0
 counterBit = 0
 CLOCK\_PER\_BIT = Freq/BaudRate
 if not RESET_In:
   case state:
   LOCKED_IDLE:
      if LOCK_In:
        busy\_Out = 1
      else:
        state = UNLOCKED\_IDLE
   UNLOCKED_IDLE:
      if newData_In:
        busy\_Out = 0
        state = START\_BIT
   START_BIT:
      tx\_Out = 0
      busy\_Out = 1
      counter += 1
      if counter == CLOCK\_PER\_BIT:
        counter = 0
        state = DATA\_INIT
```



```
Algorithm 2: Transmitter port TX
   DATA INIT:
      counter += 1
      if counter == CLOCK_PER_BIT:
        counter = 0
        state = DATA\_END
   DATA END:
      tx_Out = data_In[counterBit]
      counterBit += 1
      if counterBit == 7:
        counterBit = 0
        counter = 0
        state = STOP\_BIT
      else:
        state = DATA\_INIT
   STOP_BIT:
      tx_Out = 1
      busy_Out = 1
      counter += 1
      if counter == CLOCK_PER_BIT:
        counter = 0
        state = LOCKED\_IDLE
   end case
 Results:
 tx_Out, busy_Out
```

1.1.6 Reference model

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a reference model as function verification and control verification of RTL models, which can be constructed with software high level languages like C, C++, JavaScript, Python, etc. DELIVERABLES: Source codes.

- a. The description in software language has similar structure to the hardware language algorithm.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.
- c. The validation model verifies the consistency of the RTL modules by judging whether the two designs are equivalent and consistent.

The source code below, just depicts the function based on the UART White Box module for transmission. To consult the whole reference model, it is necessary to visit the next online repository: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_TX/reference.





```
###

State_LOCKED_IDLE = np. uint8 (0)

State_UNLOCKED_IDLE = np. uint8 (1)

State_START_BIT = np. uint8 (2)

State_DATA_INIT = np. uint8 (3)

State_DATA_END = np. uint8 (4)

State_STOP_BIT = np. uint8 (5)
 18
19
 20
21
22
23
 24
25
              # Ceiling of log base 2 to get the number of bits needed to store a value # CLOCK_PER_BIT = 50MHz/256000Bauds
 26
27
 28
              COUNTER_SIZE = int(np.log2(CLOCK_PER_BIT)) # 8 bits
 31
              # PORT Declarations
 32
33
              #/////// OUTPUTS ////////
              # Default values
UART_TX_tx_Out = np.uint8(1)
 34
 35
 36
              UART_TX_busy_Out = np.uint8(0)
 38
              # REG/WIRE Declarations
 40
              global Tx_Register, Busy_Register, State_Register, Lock_Register global NewData_Register, Data_Register, Counter_Register, BitCounter_Register
 42
 43
 46
              # STRUCTURAL Coding
 47
              # INPUT LOGIC: Combinational
 48
 49
50
51
52
              # Signals (D)

Lock_Signal = UART_TX_LOCK_InHigh

NewData_Signal = UART_TX_newData_InHigh

Data_Signal = Data_Register

State_Signal = State_Register

Counter_Signal = Counter_Register
 53
54
 55
              BitCounter_Signal = BitCounter_Register
 57
              if State_Register == State_LOCKED_IDLE:
                     if Lock Register:
                            State_Signal = State_LOCKED_IDLE
 59
 60
 61
                             State\_Signal = State\_UNLOCKED\_IDLE
              elif State_Register == State_UNLOCKED_IDLE:
    Counter_Signal = 0
    if NewData_Register:
 63
64
 65
66
                            State_Signal = State_START_BIT
Data_Signal = UART_TX_data_In
 67
68
                     elif not NewData_Register and not Lock_Register:
State_Signal = State_UNLOCKED_IDLE
 69
 70
71
72
                             State_Signal = State_LOCKED_IDLE
              elif State_Register == State_START_BIT:
 74
75
76
77
78
79
                     Counter_Register == State_START_BIT-1

if Counter_Register == CLOCK_PER_BIT-1:
                            State_Signal = State_DATA_INIT
Counter_Signal = 0
                            State_Signal = State_START_BIT
              elif State_Register == State_DATA_INIT:
Counter_Signal = Counter_Register + 1
if Counter_Register == CLOCK_PER_BIT-1:
State_Signal = State_DATA_END
Counter_Signal = 0
 82
 83
 85
 87
 88
                            State_Signal = State_DATA_INIT
 90
              elif State_Register == State_DATA_END:
                     BitCounter_Signal = BitCounter_Register + 1
if BitCounter_Register == DATAWIDTH_BUS-1:
    State_Signal = State_STOP_BIT
    Counter_Signal = 0
 91
 92
 93
 94
 95
 96
                            State_Signal = State_DATA_INIT
              elif State_Register == State_STOP_BIT:
    Counter_Signal = Counter_Register + 1
    if Counter_Register == CLOCK_PER_BIT-1:
        State_Signal = State_LOCKED_IDLE
        Counter_Signal = 0
 98
100
101
102
103
104
                            State_Signal = State_STOP_BIT
106
107
                     State_Signal = State_LOCKED_IDLE
109
110
              # OUTPUTS
```





```
# OUTPUT LOGIC: Combinational
113
               # Signals (D)
Tx_Signal = Tx_Register
114
115
                Busy_Signal = Busy_Register
               if State_Register == State_LOCKED_IDLE:
    Tx_Signal = np.uint8(1)
    Busy_Signal = np.uint8(1)
117
119
121
                elif State_Register == State_UNLOCKED_IDLE:
                        Tx_Signal = np.uint8(1)
Busy_Signal = np.uint8(0)
122
123
               elif State_Register == State_START_BIT:
    Tx_Signal = np.uint8(0)
    Busy_Signal = np.uint8(1)
125
126
127
               elif State_Register == State_DATA_INIT:
    Tx_Signal = Data_Register[BitCounter_Register]
    Busy_Signal = np.uint8(1)
129
131
133
               elif State_Register == State_DATA_END:
    Tx_Signal = Data_Register[BitCounter_Register]
    Busy_Signal = np.uint8(1)
135
137
               elif State_Register == State_STOP_BIT:
    Tx_Signal = np.uint8(1)
    Busy_Signal = np.uint8(1)
139
141
                       Tx_Signal = np.uint8(1)
Busy_Signal = np.uint8(0)
143
145
                                                      Sequential
146
                if UART_TX_CLOCK_50:
147
148
149
                        if UART_TX_RESET_InHigh:
                                Tx_Register = np. uint8 (1)
Busy_Register = np. uint8 (0)
State_Register = State_LOCKED_IDLE
150
151
                                State_Register = State_LOCKED_IDLE
Lock_Register = np. uint8 (0)
NewData_Register = np. uint8 (0)
Data_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
Counter_Register = 0
152
153
154
155
156
                                BitCounter_Register = 0
157
                               Tx_Register = Tx_Signal
Busy_Register = Busy_Signal
State_Register = State_Signal
Lock_Register = Lock_Signal
NewData_Register = NewData_Signal
Data_Register = Data_Signal
Counter_Register = Counter_Signal
158
159
160
161
162
163
                                Counter_Register = Counter_Signal
BitCounter_Register = BitCounter_Signal
164
165
167
                # OUTPUT ASSIGNMENTS
               UART_TX_tx_Out = Tx_Register
UART_TX_busy_Out = Busy_Register
168
171
                return UART_TX_tx_Out, UART_TX_busy_Out
```

Archive 1.1: REF_SYSTEM.py

1.1.7 HDL: Black box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.





```
14 //# GNU General Public License for more details.
           // MODULE Definition
            module BB_SYSTEM (
            ///////// OUTPUTS /////////
BB_SYSTEM_tx_Out,
                  BB_SYSTEM_busy_Out,
                  BB_SYSTEM_CLOCK_50,
                  BB_SYSTEM_RESET_InHigh, BB_SYSTEM_LOCK_InHigh,
                 BB_SYSTEM_newData_InHigh , BB_SYSTEM_data_In
35
                     PARAMETER Declarations
            // ////// BAUD RATE /////////
            // Ratio between the internal frequency
                                                                                                                                                          and the baud rate
         // Ratio between the internal frequency and the baud rate parameter CLOCK_PER_BIT = 434; // CLOCK_PER_BIT = 50MHz/115200Bauds // parameter CLOCK_PER_BIT = 868; // CLOCK_PER_BIT = 50MHz/57600Baud // parameter CLOCK_PER_BIT = 2604; // CLOCK_PER_BIT = 50MHz/19200Bauds // parameter CLOCK_PER_BIT = 5208; // CLOCK_PER_BIT = 50MHz/9600Bauds // internal width of the imput bus parameter DATAWIDTH_BUS = 8; // Size for the states needed into the protocol
                                                                                                                                           // CLOCK PER BIT = 50MHz/57600 Bauds
           // Size for the states needed into the protocol
parameter STATE_SIZE = 3;
            // PORT Declarations
            // ////// OUTPUTS /////////
            output BB_SYSTEM_tx_Out;
output BB_SYSTEM_busy_Out;
            input BB_SYSTEM_CLOCK_50;
                                       BB_SYSTEM_RESET_InHigh;
BB_SYSTEM_LOCK_InHigh;
            input
                                       BB_SYSTEM_newData_InHigh;
[DATAWIDTH_BUS-1:0] BB_SYSTEM_data_In;
            input
            // REG/WIRE Declarations
65
                   STRUCTURAL Coding
68
            \text{UART\_TX} \quad \# (.\text{CLOCK\_PER\_BIT}(\text{CLOCK\_PER\_BIT}) , \quad .\text{DATAWIDTH\_BUS}(\text{DATAWIDTH\_BUS}), \quad .\text{STATE\_SIZE}(\text{STATE\_SIZE})) \quad \text{UART\_TX\_u0} \quad (.\text{CLOCK\_PER\_BIT}(\text{CLOCK\_PER\_BIT}), \quad .\text{DATAWIDTH\_BUS}(\text{DATAWIDTH\_BUS}), \quad .\text{STATE\_SIZE}(\text{STATE\_SIZE})) \quad \text{UART\_TX\_u0} \quad (.\text{CLOCK\_PER\_BIT}) \quad .\text{DATAWIDTH\_BUS}(\text{DATAWIDTH\_BUS}), \quad .\text{DATAWIDTH\_BUS}(\text{DATAWIDTH\_BUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_BUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}), \quad .\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{DATAWIDTH\_SUS}(\text{
                    Port map - connection between
                                                                                                                                  master ports and
                      UART_TX_tx_Out (BB_SYSTEM_tx_Out)
                     UART\_TX\_busy\_Out(BB\_SYSTEM\_busy\_Out)\;,
                     .UART_TX_CLOCK_50(BB_SYSTEM_CLOCK_50)
                     . UART_TX_RESET_InHigh(BB_SYSTEM_RESET_InHigh), . UART_TX_LOCK_InHigh(BB_SYSTEM_LOCK_InHigh),
                      UART\_TX\_newData\_InHigh(BB\_SYSTEM\_newData\_InHigh)\ ,
                     . UART\_TX\_data\_In (BB\_SYSTEM\_data\_In)
            endmodule
```

Archive 1.2: BB_SYSTEM.v

1.1.8 Test vector definition

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a strategy to validate the functionality of the product. DELIVERABLES: Clear selection strategies. Clear explanation of operation.

a. Test vectors are selected by describing an explicit and clearly defined strategy in a paragraph, and these vectors allow you to fully verify functionality.

The test vectors are composed first, by the reset input; second, by the lock input, which allows to lock the module of receiving any information; and third, there's the new data input that informs about information to send available at the fourth, the input data in. The subsequent values are set to this data input which has the size of a byte (8 bits); these values are related





with the ASCII (American Standard Code for Information Interchange) table and coincide to the characters: '0', '1', '2', '3', ...,'9'; 'a', 'b', 'c', ...,'j'.

TEST VECTOR INPUTS					
RESET_In	LOCK_In	newData_In	data_In		
1	1	0	00000000		
0	1	0	00000000		
0	0	0	00000000		
0	0	1	00000000		
0	0	1	00110000		
0	0	1	00110001		
0	0	1	00110010		
0	0	1	00110011		
0	0	1	•••		
0	0	1	00111001		
0	0	1	01100001		
0	0	1	01100010		
0	0	1	•••		
0	0	1	01101010		
0	0	0	00000000		
0	0	0	00000001		

1.1.9 HDL: Test vectors

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.E. Segura Quijano (FES) fsegura@uniandes.edu.co
//# Copyright (C) 2020. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
//# This program is free software: you can redistribute it and/or modify 
//# it under the terms of the GNU General Public License as published by 
//# the Free Software Foundation, version 3 of the License.
//# This program is distributed in the hope that it will be useful,
//# but WITHOUT ANY WARRANTY; without even the implied warranty of //# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
//# GNU General Public License for more details
MODULE Definition
// Escala de tiempo
'timescale 1 ns/ 1 ns
module TB_SYSTEM();
// Constants
    Parameter (May differ for physical synthesis)
// General purpose registers
reg eachvec;
  parameter TCK = 20; // Clock period in ns
parameter CLK_FREQ = 1000000000 / TCK; // Frequency in HZ
  parameter CLA_PREQ = 10000000000 / ICK; // Frequency in Fiz.

parameter DATAWIDTH_BUS = 8;

parameter CLOCK_PER_BIT = 434; // CLOCK_PER_BIT = 50MHz/115200 Bauds

// parameter CLOCK_PER_BIT = 868; // CLOCK_PER_BIT = 50MHz/57600 Bauds

// parameter CLOCK_PER_BIT = 2604; // CLOCK_PER_BIT = 50MHz/19200 Bauds
```





```
// parameter CLOCK PER BIT = 5208: // CLOCK PER BIT = 50MHz/9600 Bauds
             // Test vector input registers
                     INTERNAL WIRE/REG Declarations
  45
             // Wires (OUTPUTS)
                  wire TB_SYSTEM_tx_Out;
wire TB_SYSTEM_busy_Out;
             // Reg (INPUTS)
                  reg TB_SYSTEM_CLOCK_50;
reg TB_SYSTEM_RESET_InHigh;
                  reg TB_SYSTEM_LOCK_InHigh;
reg TB_SYSTEM_newData_InHigh
                   reg [DATAWIDTH_BUS-1:0] TB_SYSTEM_data_In;
  55
                  BB_SYSTEM BB_SYSTEM_u0 (
            /////// INPUTS /////////
.BB_SYSTEM_CLOCK_50(TB_SYSTEM_CLOCK_50)
                     BB_SYSTEM_RESET_InHigh(TB_SYSTEM_RESET_InHigh), BB_SYSTEM_LOCK_InHigh(TB_SYSTEM_LOCK_InHigh),
                    .BB_SYSTEM_newData_InHigh(TB_SYSTEM_newData_InHigh),
.BB_SYSTEM_data_In(TB_SYSTEM_data_In)
  67
             initial
  69
            // Code that executes only once
// Insert code here --> begin
TB_SYSTEM_CLOCK_50 <= 0;
            // --> end
$display("Running testbench");
            // Optional sensitivity list
// @(Event1 or event2 or ....
                                                                                                            eventn)
                  #(TCK/2) TB_SYSTEM_CLOCK_50 <= ~ TB_SYSTEM_CLOCK_50;
             initial begin
            // Code executes for every event on sensitivity list
// Insert code here --> begin
  87
                                                                                                           TB_SYSTEM_RESET_InHigh <= 1'b1; TB_SYSTEM_LOCK_InHigh <= 1'b1;</pre>
                  TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b000000000;

#(TCK*(DATAWIDTH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_data_In <= 8'b000000000;

TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b000000000;
  88
              #(TCK*(DATAWIDTH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b1; TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NewData_InHigh <= 1'b0; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NewData_InHigh <= 1'b1; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NewData_InHigh <= 1'b1; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_INHIGH <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_INHIGH <= 1'b0; TB_SYSTEM_NEWData_InHigh <= 1'b1; TB_SYSTEM_AGATA_INHIGH <= 1'b0; TB_SYSTEM_LOCK_INHIGH <= 1'b0; TB_SY
  90
  91
  92
  93
  94
  95
  96
  97
  98
100
102
104
105
106
109
```





```
\label{eq:total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_total_
                       114
                       TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b00000000;

#(TCK*(DATAWIDITH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_data_In <= 8'b000000000;

#(TCK*(DATAWIDITH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_data_In <= 8'b000000000;

#(TCK*(DATAWIDITH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b0;
115
116
                                       TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b000000000;
                        #(TCK*(DATAWIDTH_BUS+2)*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_LOCK_InHigh <= 1'b1; TB_SYSTEM_newData_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b000000001;
118
                      119
120
                         //#(TCK*10000) $finish:
                @eachvec;
                $finish;
                // --> end
                endmodule
```

Archive 1.3: TB_SYSTEM.vt

1.1.10 White box diagram


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student makes a diagram of sub-components, signals and interconnections and makes a description of each sub-component.

DELIVERABLES: Diagram of sub-components, signals and interconnections, description of component to component

- a. The white box diagram is correct and corresponds to the requested component.
- b. All internal and input/output signals with their corresponding structured names (In/Out) and sizes (Bit/Bus) are displayed for all internal system components.
- c. The white box diagram corresponds to an efficient solution in terms of resources, number of blocks and elements and solution algorithm. Internal components are less complex than those with higher hierarchy.
- d. A description (what is and how it works) of each of the constituent components of the requested component is presented, describing its signals.

For this specific case, the input/output ports match with the higher module into the hierarchical design.







1.1.11 HDL: White box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
   //# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
   //# This program is distributed in the hope that it will be useful, //# but WITHOUT ANY WARRANTY; without even the implied warranty of //# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
   //# GNU General Public License for more detail
   // MODULE Definition
   UART TX tx Out,
     UART_TX_busy_Out,
     HART TX CLOCK 50
     UART_TX_RESET_InHigh,
     UART_TX_LOCK_InHigh,
UART_TX_newData_InHigh,
     UART\_TX\_data\_In
   // PARAMETER Declarations
   // /////// STATES /////////
   localparam
                  State_LOCKED_IDLE = 3'b000
   COUNTER_SIZE = $clog2(CLOCK_PER_BIT); // 8 bits
   localparam
   // PORT Declarations
   // ////// OUTPUTS //////////
   UART_TX_LOCK_InHigh;
UART_TX_newData_InHigh;
   input
   input [DATAWIDTH_BUS-1:0] UART_TX_data_In;
   // REG/WIRE Declarations
67
   // ////// REGISTERS /////////
   reg Tx_Register;
// Boolean variable to indicate if the module is currently busy or idle
   reg Busy_Register;

// Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;

// Boolean variable to lock or not the module
   reg Lock_Register;
// Boolean variable to inform of new data
  reg NewData_Register;

// Data in terms of bytes

reg [DATAWIDTH_BUS-1:0] Data_Register;

// Counter for the clock cycles carried out so far
```





```
81 reg [COUNTER_SIZE_1:0] Counter_Register;
82 // Counter for the number of bits carried out so far
83 reg [2:0] BitCounter_Register;
84 // //////// SIGNALS //////////
85 reg Tx_Signal;
86 reg Busy_Signal;
87 reg [STATE_SIZE_1:0] State_Signal;
88 reg Lock_Signal;
90 reg [DATAWIDTH_BUS_1:0] Data_Signal;
91 reg [COUNTER_SIZE_1:0] Counter_Signal;
92 reg [2:0] BitCounter_Signal;
 94
            STRUCTURAL Coding
 96
       // INPUT LOGIC: Combinational
       // INFO LOOKE: Combinational
always @(*)
begin
// To init registers
// State_Signal = State_Register;
Lock_Signal = UART_TX_LOCK_InHigh;
NewData_Signal = UART_TX_newData_InHigh;
 98
100
101
102
103
              Data_Signal = Data_Register;
Counter_Signal = Counter_Register;
BitCounter_Signal = BitCounter_Register;
104
106
107
              case (State_Register)
State_LOCKED_IDLE:
108
                     begin
if (Lock_Register)
State_Signal = State_LOCKED_IDLE;
                             State_Signal = State_UNLOCKED_IDLE;
114
116
117
118
                  State_UNLOCKED_IDLE:
119
120
                          Counter_Signal = {COUNTER_SIZE{1'b0}};
BitCounter_Signal = 3'b000;
121
122
                          if (NewData_Register)
                             begin
State_Signal = State_START_BIT;
WART TV data In;
                                 Data_Signal = UART_TX_data_In;
124
                         end
else if (~NewData_Register & ~Lock_Register)
State_Signal = State_UNLOCKED_IDLE;
126
127
128
129
130
                              State_Signal = State_LOCKED_IDLE;
131
132
133
                  State_START_BIT:
                      begin

Counter_Signal = Counter_Register + 1'b1;

if (Counter_Register == CLOCK_PER_BIT-1)

begin
                                 State_Signal = State_DATA_INIT;
Counter_Signal = {COUNTER_SIZE{1'b0}};
                             end
                             State_Signal = State_START_BIT;
141
143
144
145
                  State_DATA_INIT:
                          Counter_Signal = Counter_Register + 1'b1;
if (Counter_Register == CLOCK_PER_BIT-1)
146
147
148
149
                                 State_Signal = State_DATA_END;
Counter_Signal = {COUNTER_SIZE{1'b0}};
150
151
                             end
152
153
                          else
                              State_Signal = State_DATA_INIT;
154
155
156
157
                  State_DATA_END:
                      begin
                          BitCounter_Signal = BitCounter_Register + 1'bl;
if (BitCounter_Register == DATAWIDTH_BUS-1)
158
159
                             begin
State_Signal = State_STOP_BIT;
State_Signal = (COUNTER SIZE
160
161
162
163
                                 Counter_Signal = {COUNTER_SIZE{1'b0}};
BitCounter_Signal = 3'b000;
164
                             end
165
                              State_Signal = State_DATA_INIT;
166
167
168
169
                  State\_STOP\_BIT:
170
                      begin
Counter_Signal = Counter_Register + 1'b1;
                          if (Counter_Register == CLOCK_PER_BIT-1)
                                 State_Signal = State_LOCKED_IDLE;
Counter_Signal = {COUNTER_SIZE{1'b0}};
```



```
end
177
178
                              State_Signal = State_STOP_BIT;
179
180
181
182
                   default: State_Signal = State_LOCKED_IDLE;
183
184
        // STATE REGISTER : Sequential always @(posedge UART_TX_CLOCK_50, posedge UART_TX_RESET_InHigh)
185
186
           begin
if (UART_TX_RESET_InHigh)
188
189
190
                  begin
Tx_Register <= 1'b1;
191
192
                       Busy_Register <= 1'b0;
State_Register <= State_LOCKED_IDLE;
                      state_Register <= State_LOCKED_IDLE;
Lock_Register <= 1'b0;
NewData_Register <= 1'b0;
Data_Register <= {DATAWIDTH_BUS{1'b0}};
Counter_Register <= {COUNTER_SIZE{1'b0}};
BitCounter_Register <= 3'b000;
odd</pre>
193
194
195
197
199
                 lse
begin
  Tx_Register <= Tx_Signal;
  Busy_Register <= Busy_Signal;
  State_Register <= State_Signal;
  Lock_Register <= Lock_Signal;
  NewData_Register <= NewData_Signal;
  Data_Register <= Data_Signal;
  Counter_Register <= Counter_Signal;
  BitCounter_Register <= BitCounter_Signal;
end</pre>
201
203
205
207
209
210
211
214
215
216
        // OUTPUT LOGIC: Combinational
       always @(*)
begin

// To init registers

// Busy_Signal = Busy_Register;

// Tx_Signal = Tx_Register;
218
219
               case (State_Register)
224
                   State_LOCKED_IDLE:
                      begin

Tx_Signal = 1'b1;

Busy_Signal = 1'b1;
226
228
                   State UNLOCKED IDLE:
230
                      begin

Tx_Signal = 1'b1;

Busy_Signal = 1'b0;
234
236
                   State START BIT:
                      begin

Tx_Signal = 1'b0;

Busy_Signal = 1'b1;
238
239
240
241
242
243
244
                   State DATA_INIT:
                      begin

Tx_Signal = Data_Register[BitCounter_Register];

Busy_Signal = 1'b1;
245
246
247
248
                   State_DATA_END:
                      begin

Tx_Signal = Data_Register[BitCounter_Register];

Busy_Signal = 1'b1;
249
250
251
252
253
                       end
254
                   State_STOP_BIT:
255
256
                      begin
Tx_Signal = 1'b1;
257
                          Busy_Signal = 1'b0;
259
260
                   default:
                      efaurt.
begin

Tx_Signal = 1'b1;

Busy_Signal = 1'b0;
261
263
           endcase
end
265
267
        // OUTPUT ASSIGNMENTS
269 assign UART_TX_tx_Out = Tx_Register;
270 assign UART_TX_busy_Out = Busy_Register;
```





272 endmodule

Archive 1.4: WB_SYSTEM.v

1.1.12 HDL: Blocks

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

From this particular case, there's no elements of lower hierarchy.

1.1.13 Temporal simulation


OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates the functionality according to the proposed specifications with various types of tests.

DELIVERABLES: Functionality according to the proposed specifications and in various types of tests.

a. Simulation results are presented for the requested product, explaining three or more operating cases on the simulation diagram. The simulation contains markers on the graph that indicate specific situations of the prototype.


Below is a diagram of what is expected to be obtained from the system. In this, despite the test vector layout includes an important quantity of bytes to transmit, the next diagram just cover a few data frames that exemplify the whole protocol procedure, which is the mayor purpose for this section.



On the other hand, the time diagram obtained in Altera's Quartus simulation tool is presented. In this case, we can check how it matches with what is expected. It is very important to highlight the sequential compound of this component, the 50MHz clock, which because of the very high frequency over the remaining signals, is depicted as a bold line.







1.1.14 Resource utilization

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student lists the resources used to build the module.

DELIVERABLES: A specific amount of resources in terms of quantity and percentage are presented.

a. All the elements required for the module, as can be registers, logic gates and pins are enumerated. Besides, an explicit specification of the FPGA model used, is pointed out.

RESOURCE ELEMENT UTILIZATION					
Element	Amount	Percentage (Over total)			
Logic gates	41 < 1%				
Registers	- 30				
Pins	14 9%				
Device model	EP4CE22F17C6				
Family	Cyclone IV E				

1.1.15 Quartus diagrams


OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies elements of the Quartus Tool that can help the design process. DELIVERABLES: Diagrams obtained in the tool.

a. Diagrams obtained by Quartus are presented.



Block diagram






State machine diagram







1.1.16 Physical implementation

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student exposes a practical mode implementation to show the correct functionality of the core

DELIVERABLES: Source codes and an abbreviated description of the way it was physically tested and the ports chosen as the I/O signals.

- a. The description is detailed at the point that can be recreated easily with the same features.
- b. All the source codes are included, even the ones detached to the HDL RTL codes.

To implement at physical level the serial communication transmitter, it was necessary to build another block shown below; this module is a counter, designed to increase by one as many times as a specific button is pressed. For this purpose, the total core had to be modified in terms of I/O signal ports and its connections between each other; the whole RTL source code can be consulted on the next online repository: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_TX/physical.

Additionally, the device which took the role of the peripheral receiver, was an Arduino Nano board; thanks to its connection to a computer, it was possible to check into the Arduino IDE, the byte size values coming from the FPGA port assigned to TX. Furthermore, throughout a set of eight LED's, all the coming data bytes could be corroborated. Finally, the reset and lock input signals, were allocated to a particular button as well.

```
//# Copyright (C) 2018. F.E. Segura Quijano (FES) fsegura Quinandes .edu.co
//# Copyright (C) 2020. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
//# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
                                           you can redistribute it and/or modify
    This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
//# GNU General Public License for more details
//# You should have received a copy of the GNU General Public License //# along with this program. If not, see <a href="http://www.gnu.org/licenses/2">http://www.gnu.org/licenses/2</a>
//# along with this program.
MODULE Definition
module PULSE_COUNTER #(parameter DATAWIDTH_BUS = 8, parameter STATE_SIZE = 3)(
   //////// OUTPUTS ///////////
  PULSE_COUNTER_newData_Out,
  PULSE COUNTER data Out.
  PULSE\_COUNTER\_dataCounter\_Out\ ,
            // INPUTS ///
  PULSE_COUNTER_CLOCK_50
  PULSE COUNTER RESET InHigh.
  PULSE_COUNTER_COUNT_InHigh,
  PULSE COUNTER LOCK InHigh.
  PULSE_COUNTER_txBusy_InHigh
```





```
PARAMETER Declarations
     41
42
 43
     localparam
                          State_COUNT = 3'b011;
45
     ///////// SIZES /////////
         PORT Declarations
 49
      ..
// //////// OUTPUTS //////////

        output
        PULSE_COUNTER_newData_Out;

        output
        [DATAWIDTH_BUS-1:0]
        PULSE_COUNTER_data_Out;

        output
        [DATAWIDTH_BUS-1:0]
        PULSE_COUNTER_dataCounter_Out;

                //// INPUTS ////////
PULSE_COUNTER_CLOCK_50;
     input
                 PULSE_COUNTER_RESET_InHigh;
PULSE_COUNTER_COUNT_InHigh;
PULSE_COUNTER_LOCK_InHigh;
      input
     input
input
     input PULSE_COUNTER_txBusy_InHigh;
//////// FLAGS /////////
      // REG/WIRE Declarations
63
 65
      // ////// REGISTERS ////////
      // Boolean variable to inform of new data
     reg NewData_Register;
// Data in terms of b
 67
     reg NewData_Register;
// Data in terms of bytes
reg [DATAWIDTH_BUS-1:0] Data_Register;
// Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;
 69
     // /////// SIGNALS /////////
     reg NewData_Signal;
reg [DATAWIDTH_BUS-1:0] Data_Signal;
     reg [STATE_SIZE-1:0] State_Signal;
      // STRUCTURAL Coding
      // INPUT LOGIC: Combinational
     always @(*)
begin
           case (State_Register)
State_LOCK:
                 if (PULSE_COUNTER_LOCK_InHigh)
   State_Signal = State_LOCK;
 86
 88
                    State_Signal = State_IDLE;
 90
                 if (~PULSE_COUNTER_COUNT_InHigh)
State_Signal = State_LOAD;
 92
 94
                    State_Signal = State_IDLE;
 96
             State_LOAD:
if (PULSE_COUNTER_COUNT_InHigh)
 98
99
100
                    State_Signal = State_COUNT;
                    State_Signal = State_LOAD;
103
              State_COUNT:
                 if (~PULSE_COUNTER_COUNT_InHigh & ~PULSE_COUNTER_txBusy_InHigh)
104
105
                    State_Signal = State_IDLE;
106
107
                    State_Signal = State_LOCK;
108
109
              default: State_Signal = State_LOCK;
           endcase
     // STATE REGISTER : Sequential always @(posedge PULSE_COUNTER_RESET_InHigh)
115
116
        begin
if (PULSE_COUNTER_RESET_InHigh)
              begin
NewData_Register <= 1'b0;
                 Data_Register <= {DATAWIDTH_BUS{1'b0}};
State_Register <= State_LOCK;
119
120
121
              end
                 NewData_Register <= NewData_Signal;
Data_Register <= Data_Signal;
State_Register <= State_Signal;
125
126
```





```
OUTPUTS
     // OUTPUT LOGIC: Combinational
     always @(*)
          case (State_Register)
             State_LOCK:
               begin
NewData_Signal = 1'b0;
141
                   Data_Signal = Data_Register;
143
             State_IDLE:
                  NewData_Signal = 1'b0;
Data_Signal = Data_Register;
146
             State LOAD:
150
                begin
  NewData_Signal = 1'b0;
  Data_Signal = Data_Register;
             State COUNT:
                  NewData_Signal = 1'b1;
Data_Signal = Data_Register + 8'b00000001;
158
160
162
     // OUTPUT ASSIGNMENTS
164
     assign PULSE_COUNTER_newData_Out = NewData_Register;
assign PULSE_COUNTER_data_Out = Data_Register;
     assign PULSE_COUNTER_dataCounter_Out = Data_Register;
     endmodule
```

Archive 1.5: PB_SYSTEM.v

1.1.17 Results and learnt lessons

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student discusses the design process identifying options for improvement and future

DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate and consistent).

- a. New specifications and applications of the work done (example: higher levels of complexity and uses in other contexts) are proposed.
- b. If the overall operating item is not achieved; identifies and argues the main reasons for non-functioning.
- Disciplinary language is accurate and appropriate, making use of grammatically correct phrases, without spelling errors.

The UART TX transmitter is one of the most simple protocols to send data. As a matter of fact, last allows lower processing requirements and increases the upper speed limits in terms of the baud rate. Furthermore, thanks to the configuration set for this protocol, the communication is Full Duplex, which allows to send and receive data with a peripheral device simultaneously.

The data frame can contain a bit parity detection error as well, nevertheless, for this application, this is not took into account. Last, to avoid losing compatibility with an important amount of devices.



1.2 Receptor (RX)

Below, the serial communication component **UART Receptor (RX)** is presented, showing its protocol to receive information. To consult the whole UART receptor core and its source codes, the next repository link can be followed: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_RX

1.2.1 Component description

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student understands and proposes product specifications and restrictions. DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate, and consistent) that explain: constraints, specifications, and search and identification of contexts where that component is used.

- a. The description of the component is written in the student words, organized logically and clearly.
- The specifications and restrictions fully respond to the requested component, demonstrating originality and own contributions.
- c. The search and identification of contexts where this component is used is clear.
- Discipline language is accurate and appropriate, phrases are grammatically correct and there are no spelling errors.

The serial receptor port for UART is a module that, together with the transmitter, has been positioned as one of the most common Serial Communication Protocol among peripherals and devices, which can be focused on different fields. In this component, because of the asynchronous feature, is necessary to establish a baud (Bits/Sec) rate as an agreement of both terminals. Equally relevant, is the data frame configuration with 1 *start bit* at low level, followed by the 8 *data bits* and the *stop bit* at high level.

Henceforth, the protocol's state will be **Idle** until the start bit appears with a low level signal. Additionally, the algorithm developed for this module was proposed to read on its middle, the bit value coming through the **rx** port. To put it in other words, the moment when the receptor takes the data value, is computed as a half number of clock cycles each binary digit cover; last cycles are designated in the **Clock per bit** parameter. In turns, this parameter depends of the ratio between the Frequency processing and the Baud rate established.

1.2.2 Symbol


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates his component to a generic symbol usable in an architectural diagram. DELIVERABLES: Correct and complete diagram.

a. The symbol proposed to represent the component is based on symbols of a similar nature presented in the electronic component literature.







1.2.3 Port description

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student recognizes all the Input/Output (I/O) ports the module has. DELIVERABLES: A description of each I/O port signal where its type, size and initial state are enunciated.

- a. The whole I/O signal ports are explicitly described and it is easy to understand the functionality for each one into the core.
- b. It is clear for the input ports, what kind of signal has to be stimulated to get a correct performance.

I/O Ports description				
Name	Signal	Size	Initial	Description
	type		state	
BB_SYSTEM_newData_Out	Output	1	0	Boolean signal to inform of new
				data to an external module.
BB_SYSTEM_data_Out	Output	8	00000000	Data in terms of bytes ready to
				process.
BB_SYSTEM_CLOCK_50	Input	1	-	Clock of the system with a de-
				fault value of 50MHz.
BB_SYSTEM_RESET_InHigh	Input	1	0	Reset signal in case of reload the
				initial values for the module.
BB_SYSTEM_LOCK_InHigh	Input	1	0	Boolean signal to lock or not the
				module from an external signal.
BB_SYSTEM_rx_InLow	Input	1	1	Receiver signal in charge of get-
				ting the data from the transmitter
				based on the baud rate.

1.2.4 Black box diagram


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies input/output signals for the product. DELIVERABLES: Correct and complete diagram.

- a. There is full correspondence between the black box diagram and the functionality of the requested component.
- b. The black box diagram shows all input and output signals with their corresponding structured names (In/Out) and sizes (bit/bus).
- c. The black box diagram relates that component to the characterization diagram (test-bench).







1.2.5 Functionality

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student breaks down the problem into a set of steps that respond to the expected functionality.

 $DELIVERABLES: Equation \ / \ Truth \ Table \ / \ Macro-algorithm \ correct \ and \ complete \ according \ to \ component \ functionality.$

a. The character equation and/or truth table and/or solution macro-algorithm correctly describes the functionality of the component and is properly represented by a detailed explanation where each step is less complex than the requested component.

© Characteristic equation

$$(rx_In)_{CLOCK_PER_BIT} \le data_In[0]$$

 $(rx_In)_{CLOCK_PER_BIT} \le data_In[1]$
...
 $(rx_In)_{CLOCK_PER_BIT} \le data_In[7]$

Truth table

INPUT	`S	OUTPUTS		
RESET_In	rx_In	newData_Out	data_Out	
1	0	0	00000000	
1	1	0	00000000	
0	1	0	00000000	
0	0	0	00000000	
0	1	0	00000000	
0	1	0	00000001	
0	1	0	00000011	
0	0	0	00000111	
0	1	0	00001110	
0	0	0	00011101	
0	1	0	00111010	
0	0	0	01110101	
0	1	1	11101010	



Macro-algorithm

```
Algorithm 3: Receptor port RX
 Data:
 RESET_In, rx_In
 Algorithm:
 newData\_Out = 0
 data\_Out = 000000000
 counter = 0
 counterBit = 0
 CLOCK\_PER\_BIT = Freq/BaudRate
 if not RESET_In:
   case state:
   IDLE:
      if not rx_In:
        state = WAIT\_HALF
   WAIT_HALF:
      counter += 1
      if counter == CLOCK_PER_BIT/2:
        counter = 0
        state = WAIT\_FULL\_INIT
   WAIT_FULL_INIT:
      counter += 1
      if counter == CLOCK_PER_BIT:
        counter = 0
        state = WAIT\_FULL\_END
    WAIT_FULL_END:
      newData\_Out = 1
      data_Out = [rx_In, data_Out[7:1]]
      counterBit += 1
      if counterBit == 7:
        counterBit = 0
        counter = 0
        state = WAIT\_HIGH
      else:
        state = WAIT\_FULL\_INIT
   WAIT_HIGH:
      if rx_In:
        state = IDLE
   end case
 Results:
 newData_Out, [7:0] data_Out
```





1.2.6 Reference model

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a reference model as function verification and control verification of RTL models, which can be constructed with software high level languages like C, C++, JavaScript, Python, etc. DELIVERABLES: Source codes.

- a. The description in software language has similar structure to the hardware language algorithm.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.
- c. The validation model verifies the consistency of the RTL modules by judging whether the two designs are equivalent and consistent.

The source code below, just depicts the function based on the UART White Box module for reception. To consult the whole reference model, it is necessary to visit the next on-line repository: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_RX/reference.

```
# LIBRARIES Definition
     # Libraries required along the code
     import numpy as np
     np.set_printoptions(threshold = np.inf)
     # MODULE Definition
       Function describing UART serial communication protocol for reception
    def UART_RX (UART_RX_CLOCK_50, UART_RX_RESET_InHigh, UART_RX_rx_InLow, CLOCK_PER_BIT, DATAWIDTH_BUS, STATE_SIZE):
          # PARAMETER Declarations
          #///////// STATES /////////
18
19
          State_IDLE = np.uint8(0)
          State_WAIT_HALF = np.uint8(1)
State_WAIT_FULL_INIT = np.uint8(2)
State_WAIT_FULL_END = np.uint8(3)
State_WAIT_HIGH = np.uint8(4)
20
21
22
23
24
          26
27
          COUNTER_SIZE = int(np.log2(CLOCK_PER_BIT)) # 8 bits
          # PORT Declarations
31
          #/////// OUTPUTS /////////
32
33
34
          UART RX newData Out = np. uint8(1)
          UART_RX_data_Out = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
37
38
          # REG/WIRE Declarations
39
40
41
42
          global NewData_Register, Data_Register, Rx_Register, State_Register
          global Counter_Register, BitCounter_Register
45
46
          # STRUCTURAL Coding
          # INPUT LOGIC: Combinational
# Signals (D)
47
48
          Rx_Signal = UART_RX_rx_InLow
State_Signal = State_Register
Counter_Signal = Counter_Register
BitCounter_Signal = BitCounter_Register
49
50
51
52
          if State_Register == State_IDLE:
               Gounter_Signal = 0

BitCounter_Signal = 0

if Rx_Register == np.uint8(0):

State_Signal = State_WAIT_HALF
55
56
57
58
59
60
                     State_Signal = State_IDLE
          elif State_Register == State_WAIT_HALF:
               Counter_Signal = Counter_Register + 1

# The counter is compared with half of the CLOCK_PER_B
if Counter_Register == (CLOCK_PER_BIT >> np.uint8(1)):
    State_Signal = State_WAIT_FULL_INIT
    Counter_Signal = 0
                                                                   of the CLOCK_PER_BIT
65
66
67
                     State_Signal = State_WAIT_HALF
```





```
72
73
74
75
                    else:
State_Signal = State_WAIT_FULL_INIT
 76
77
 79
              elif State_Register == State_WAIT_FULL_END:
                    State_Register == State_WAIT_FULL_END:
BitCounter_Signal = BitCounter_Register + 1
if BitCounter_Register == DATAWIDTH_BUS-1:
    State_Signal = State_WAIT_HIGH
    Counter_Signal = 0
 81
 83
                    else:
State_Signal = State_WAIT_FULL_INIT
 84
85
              elif State_Register == State_WAIT_HIGH:
                    State_Kegister == State_WAIT_HIGH:
Counter_Signal = Counter_Register + 1
if Rx_Register == np.uint8(1):
    State_Signal = State_IDLE
    Counter_Signal = 0
 88
 89
 90
 92
                            State_Signal = State_WAIT_HIGH
             else:
State_Signal = State_IDLE
 96
 98
              # OUTPUTS
100
              # OUTPUT LOGIC: Combinational
102
              NewData_Signal = NewData_Register
             if State_Register == State_IDLE:
    NewData_Signal = np.uint8(0)
    Data_Signal = Data_Register
105
106
             elif State_Register == State_WAIT_HALF:
NewData_Signal = np.uint8(0)
109
110
111
                     Data_Signal = Data_Register
             elif State_Register == State_WAIT_FULL_INIT:
NewData_Signal = np.uint8(0)
Data_Signal = Data_Register
113
115
             elif State_Register == State_WAIT_FULL_END:
    NewData_Signal = np.uint8(1)
                     Data_Signal = np. array([Data_Register[i] for i in range(1,8)])
Data_Signal = np. insert(Data_Signal, 7, Rx_Register, axis = 0)
119
120
             elif State_Register == State_WAIT_HIGH:
NewData_Signal = np.uint8(0)
Data_Signal = Data_Register
123
124
                     NewData_Signal = np.uint8(0)
Data_Signal = Data_Register
127
128
              # STATE REGISTER
              if UART_RX_CLOCK_50:
131
                     if UART_RX_RESET_InHigh:
133
                            JAKI_RX_RESEI_inHigh:

NewData_Register = np. uint8(0)

Data_Register = np. zeros(DATAWIDTH_BUS, dtype = 'uint8')

Rx_Register = np. uint8(1)

State_Register = State_IDLE

Counter_Register = 0
134
135
137
                            BitCounter_Register = 0
139
140
141
                            NewData_Register = NewData_Signal
                            NewData_Register = NewData_Signal
Data_Register = Data_Signal
Rx_Register = Rx_Signal
State_Register = State_Signal
Counter_Register = Counter_Signal
BitCounter_Register = BitCounter_Signal
142
143
144
145
146
148
149
              UART_RX_newData_Out = NewData_Register
150
              UART_RX_data_Out = Data_Register
152
              return UART_RX_newData_Out, UART_RX_data_Out
```

Archive 1.6: REF_SYSTEM.py



1.2.7 HDL: Black box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.E.Segura Quijano (FES) fsegura@uniandes.edu.co
//# Copyright (C) 2020. F.A.Acosta David (FAD) fa.acostad@uniandes.edu.co
     //# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
    //# This program is distributed in the hope that it will be useful, 
//# but WITHOUT ANY WARRANIY; without even the implied warranty of 
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
//# GNU General Public License for more details.
    21
     // MODULE Definition
     module BB SYSTEM (
     BB SYSTEM newData Out,
        BB_SYSTEM_data_Out,
       BB_SYSTEM_CLOCK_50,
        BB SYSTEM_RESET_InHigh,
        BB_SYSTEM_rx_InLow
31
     // PARAMETER Declarations
     // ////// BAUD RATE ////////
    /// Ratio between the internal frequency and the baud rate
parameter CLOCK_PER_BIT = 434; // CLOCK_PER_BIT = 50MHz/115200 Bauds
// parameter CLOCK_PER_BIT = 868; // CLOCK_PER_BIT = 50MHz/57600 Bauds
// parameter CLOCK_PER_BIT = 2604; // CLOCK_PER_BIT = 50MHz/19200 Bauds
// parameter CLOCK_PER_BIT = 5208; // CLOCK_PER_BIT = 50MHz/9600 Bauds
// parameter CLOCK_PER_BIT = 5208; // CLOCK_PER_BIT = 50MHz/9600 Bauds
// // Data width of the imput bus
    parameter DATAWIDTH_BUS = 8;
// Size for the states needed into the protocol
parameter STATE_SIZE = 3;
         PORT Declarations
     //////// OUTPUTS //////////

        output
        BB_SYSTEM_newData_Out;

        output
        [DATAWIDTH_BUS-1:0]
        BB_SYSTEM_data_Out;

     // ////// INPUTS /////////
                 BB_SYSTEM_CLOCK_50;
     input
     input
                 BB_SYSTEM_RESET_InHigh;
                 BB_SYSTEM_rx_InLow;
     input
     // REG/WIRE Declarations
60
         STRUCTURAL Coding
    UART_RX #(.CLOCK_PER_BIT(CLOCK_PER_BIT), .DATAWIDTH_BUS(DATAWIDTH_BUS), .STATE_SIZE(STATE_SIZE)) UART_RX_u0 (
// Port map - connection between master ports and signals/registers
////////// OUTPUTS //////////
         UART_RX_newData_Out(BB_SYSTEM_newData_Out),
         UART\_RX\_data\_Out (BB\_SYSTEM\_data\_Out) \; ,
        .UART_RX_CLOCK_50(BB_SYSTEM_CLOCK_50)
         .UART_RX_RESET_InHigh(BB_SYSTEM_RESET_InHigh),
.UART_RX_rx_InLow(BB_SYSTEM_rx_InLow)
     endmodule
```

Archive 1.7: BB_SYSTEM.v





1.2.8 Test vector definition

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a strategy to validate the functionality of the product. DELIVERABLES: Clear selection strategies. Clear explanation of operation.

 Test vectors are selected by describing an explicit and clearly defined strategy in a paragraph, and these vectors allow you to fully verify functionality.

The test vectors are composed first, by the reset input and second, by the RX input. The last port with the vital duty of carry the information sent by the source device. With the purpose of simulate practice related situations, the byte values for testing were chosen from the ASCII (American Standard Code for Information Interchange) to recreate character transmission.

TEST VECTOR INPUTS				
RESET_In	rx_In			
1	1			
0	1			
0	0			
0	0			
0	1			
0	0			
0	1			
0	0			
0	1			
0	1			
0	0			
0	1			
0	1			
0	1			

1.2.9 HDL: Test vectors

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.





```
'timescale 1 ns/ 1 ns
module TB_SYSTEM();
                   // Constants
                                    Parameter (May differ for physical synthesis)
                   // General purpose registers
                         reg eachvec;
parameter TCK = 20; // Clock period in ns
parameter CLK_FREQ = 1000000000 / TCK; // Frequency in HZ
parameter DATAWIDTH_BUS = 8;
parameter CLOCK_PER_BIT = 434; // CLOCK_PER_BIT = 50MHz/115200 Bauds
//parameter CLOCK_PER_BIT = 868; // CLOCK_PER_BIT = 50MHz/57600 Bauds
//parameter CLOCK_PER_BIT = 2604; // CLOCK_PER_BIT = 50MHz/19200 Bauds
//parameter CLOCK_PER_BIT = 5208; // CLOCK_PER_BIT = 50MHz/9600 Bauds
                   // Test vector input registers
   41
                   // INTERNAL WIRE/REG Declarations
   43
                   // Wires (OUTPUTS)
                          wire TB_SYSTEM_newData_Out;
                           \begin{tabular}{ll} wire & [DATAWIDTH\_BUS-1:0] & TB\_SYSTEM\_data\_Out; \end{tabular}
                               Reg
                         reg TB_SYSTEM_CLOCK_50;
reg TB_SYSTEM_RESET_InHigh;
                           reg TB_SYSTEM_rx_InLow;
                   // Assign statements (If any)
                          BB_SYSTEM_BB_SYSTEM_u0 (
                  // /////// INPUTS //////////
                              .BB_SYSTEM_CLOCK_50(TB_SYSTEM_CLOCK_50)
                               BB SYSTEM RESET InHigh(TB SYSTEM RESET InHigh),
                               BB_SYSTEM_rx_InLow(TB_SYSTEM_rx_InLow)
                  initial
   65
   66
                 begin
// Code that executes only once
// Insert code here --> begin
                         TB_SYSTEM_CLOCK_50 <= 0;
                  // --> end
$display("Running testbench");
                 end
                  // Optional sensitivity list
// @(Event1 or event2 or ....
                                                                                                                                                                eventn)
                           #(TCK/2) TB_SYSTEM_CLOCK_50 <= ~ TB_SYSTEM_CLOCK_50;
                  // Code executes for every event on sensitivity list
// Insert code here --> begin
                                                                                                     TB_SYSTEM_RESET_InHigh <= 1'b1; TB_SYSTEM_rx_InLow <= 1'b0;
                             \#(TCK*CLOCK\_PER\_BIT) \quad TB\_SYSTEM\_RESET\_InHigh <= 1'b0; \ TB\_SYSTEM\_rx\_InLow <= 1'b1;  \#(TCK*CLOCK\_PER\_BIT) \quad TB\_SYSTEM\_RESET\_InHigh <= 1'b0; \ TB\_SYSTEM\_rx\_InLow <= 1'b0;  TB\_SYSTEM\_rx\_I
                         #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_INHIGH <= 1'b0; TB_SYSTEM_RSET_INHIGH <= 1'b0; 
   88
   90
   91
   92
   95
96
                            #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
                           100
                                                                                                                                TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
                            #(TCK*CLOCK_PER_BIT)
104
                            #(TCK*CLOCK_PER_BIT)
                           #(TCK*CLOCK_PER_BIT)
#(TCK*CLOCK_PER_BIT)
105
106
                           108
109
                            #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
                             #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
                          #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1; #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_rx_InLo
```





```
TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0; TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0;
120
121
       #(TCK*CLOCK_PER_BIT)
       #(TCK*CLOCK PER BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <=
       #(TCK*CLOCK_PER_BIT)
       #(TCK*CLOCK PER BIT)
                                                                                                       1'b0;
124
125
       #(TCK*CLOCK_PER_BIT)
#(TCK*CLOCK_PER_BIT)
                                  TB_SYSTEM_RESET_InHigh <= 1'b0;
TB_SYSTEM_RESET_InHigh <= 1'b0;
                                                                          TB_SYSTEM_rx_InLow <= 1'b1;
TB_SYSTEM_rx_InLow <= 1'b1;
                                                                           TB_SYSTEM_rx_InLow
126
127
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <=
                                                                   1'b0;
       #(TCK*CLOCK PER BIT)
                                  TB SYSTEM RESET InHigh <= 1'b0: TB SYSTEM rx InLow <= 1'b0:
129
       #(TCK*CLOCK PER BIT)
                                   TB SYSTEM RESET InHigh <= 1'b0; TB SYSTEM rx InLow <= 1'b1;
131
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <=
       #(TCK*CLOCK_PER_BIT)
#(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0;
TB_SYSTEM_RESET_InHigh <= 1'b0;
                                                                           TB_SYSTEM_rx_InLow <= 1'b1;
TB_SYSTEM_rx_InLow <= 1'b1;
                                                                   1'b0;
1'b0;
                                                                           TB_SYSTEM_rx_InLow <=
TB_SYSTEM_rx_InLow <=
       #(TCK*CLOCK PER BIT)
                                   TB_SYSTEM_RESET_InHigh <=
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <=
       #(TCK*CLOCK PER BIT)
                                   TB_SYSTEM_RESET_InHigh <=
                                                                   1'b0;
                                                                          TB_SYSTEM_rx_InLow <= 1'b1;
                                                                           TB_SYSTEM_rx_InLow <=
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <=
                                                                   1'b0;
       #(TCK*CLOCK PER BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0;
                                                                           TB SYSTEM rx InLow <= 1'b1:
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0;
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
       #(TCK*CLOCK_PER_BIT)
#(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <= 1'b0;
TB_SYSTEM_RESET_InHigh <= 1'b0;
                                                                          TB_SYSTEM_rx_InLow <= 1'b0;
TB_SYSTEM_rx_InLow <= 1'b0;
144
       #(TCK*CLOCK PER BIT)
                                   TB SYSTEM RESET InHigh <= 1'b0:
                                                                           TB SYSTEM rx InLow <= 1'b0:
       #(TCK*CLOCK_PER_BIT)
                                   TB_SYSTEM_RESET_InHigh <=
                                                                           TB_SYSTEM_rx_InLow
146
       #(TCK*CLOCK PER BIT)
                                   TB SYSTEM RESET InHigh <= 1'b0;
                                                                          TB SYSTEM rx InLow <= 1'b1;
                                   TB_SYSTEM_RESET_InHigh <=
                                                                           TB_SYSTEM_rx_InLow
148
       #(TCK*CLOCK PER BIT)
                                  TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b0;
       #(TCK*CLOCK_PER_BIT) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_rx_InLow <= 1'b1;
150
       //#(TCK*10000) $finish:
     @eachvec;
     $finish;
     end
     endmodule
```

Archive 1.8: TB_SYSTEM.vt

1.2.10 White box diagram


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student makes a diagram of sub-components, signals and interconnections and makes a description of each sub-component.

DELIVERABLES: Diagram of sub-components, signals and interconnections, description of component to component.

- a. The white box diagram is correct and corresponds to the requested component.
- All internal and input/output signals with their corresponding structured names (In/Out) and sizes (Bit/Bus) are
 displayed for all internal system components.
- c. The white box diagram corresponds to an efficient solution in terms of resources, number of blocks and elements and solution algorithm. Internal components are less complex than those with higher hierarchy.
- d. A description (what is and how it works) of each of the constituent components of the requested component is presented, describing its signals.

For this specific case, the input/output ports match with the higher module into the hierarchical design.







1.2.11 HDL: White box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
   //# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
   //# This program is distributed in the hope that it will be useful, //# but WITHOUT ANY WARRANTY; without even the implied warranty of //# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
   //# GNU General Public License for more detail
   // MODULE Definition
   module UART_RX #(parameter CLOCK_PER_BIT, parameter DATAWIDTH_BUS = 8, parameter STATE_SIZE = 3)(
//////// OUTPUTS /////////
     UART_RX_newData_Out,
     HART RX CLOCK 50
     UART_RX_RESET_InHigh,
     UART_RX_rx_InLow
   // PARAMETER Declarations
   COUNTER_SIZE = $clog2(CLOCK_PER_BIT); // 8 bits
48
      PORT Declarations
   // ////// OUTPUTS /////////
   output UART_RX_newData_Out;
output [DATAWIDIH_BUS=1:0] UART_RX_data_Out;
///////// INPUTS ////////
input UART_RX_CLOCK_50;
   input
            UART_RX_RESET_InHigh;
UART_RX_rx_InLow;
   input
   // /////// FLAGS /////////
      REG/WIRE Declarations
   // ////// REGISTERS ////////
   // Boolean variable to inform of new data
   reg NewData_Register;
   // Data in terms of bytes
reg [DATAWIDTH_BUS-1:0] Data_Register;
// Receptor
reg Rx_Register;
// Current state of the protocol
   // Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;
// Counter for the clock cycles carried out so far
reg [COUNTER_SIZE-1:0] Counter_Register;
   reg [DATAWIDTH_BUS-1:0] Data_Signal;
   reg Rx_Signal;
reg [STATE_SIZE-1:0] State_Signal;
80 reg [COUNTER_SIZE-1:0] Counter_Signal;
```





```
81 reg [2:0] BitCounter Signal;
     // STRUCTURAL Coding
 85
      // INPUT LOGIC: Combinational
      always @(*)
        begin

// To init registers

// State_Signal = State_Register;

Rx_Signal = UART_RX_rx_InLow;
 88
89
90
 91
            Counter_Signal = Counter_Register;
BitCounter_Signal = BitCounter_Register;
92
 93
94
95
            case (State_Register)
96
               State_IDLE:
                 begin
Counter_Signal = {COUNTER_SIZE{1'b0}};
BitCounter_Signal = 3'b000;
98
                     if (Rx_Register)
  State_Signal = State_IDLE;
100
101
                     else
102
                        State_Signal = State_WAIT_HALF;
                  end
104
              State_WAIT_HALF:
106
107
                     Counter_Signal = Counter_Register + 1'b1;
if (Counter_Register == (CLOCK_PER_BIT >> 1))
108
                        begin
State_Signal = State_WAIT_FULL_INIT;
Counter_Signal = {COUNTER_SIZE{1'b0}};
                     else
114
                        State_Signal = State_WAIT_HALF;
                  end
118
              State_WAIT_FULL_INIT:
119
120
                  begin
Counter_Signal = Counter_Register + 1'b1;
121
                     if (Counter_Register == CLOCK_PER_BIT-1)
                        begin
  State_Signal = State_WAIT_FULL_END;
  Counter_Signal = {COUNTER_SIZE{1'b0}};
124
125
126
                     else
127
128
                        State_Signal = State_WAIT_FULL_INIT;
129
130
               State_WAIT_FULL_END:
131
132
                  begin
BitCounter_Signal = BitCounter_Register + 1'b1;
                     if (BitCounter_Register == DATAWIDTH_BUS-1)
                        begin
                           State_Signal = State_WAIT_HIGH;
Counter_Signal = {COUNTER_SIZE{1'b0}};
                           BitCounter_Signal = 3'b000;
                        end \\
139
                     else
                        State_Signal = State_WAIT_FULL_INIT;
                  end
141
              State WAIT HIGH:
143
144
145
                 begin
if (Rx_Register)
State_Signal = State_IDLE;
146
147
148
149
                        State_Signal = State_WAIT_HIGH;
150
151
               default: State_Signal = State_IDLE;
152
153
154
155
      // STATE REGISTER : Sequential
      always @(posedge UART_RX_CLOCK_50, posedge UART_RX_RESET_InHigh)
156
157
        begin
if (UART_RX_RESET_InHigh)
158
              NewData_Register <= 1'b0;
Data_Register <= [DATAWIDTH_BUS{1'b0}];
Rx_Register <= 1'b1;
State_Register <= State_IDLE;

Comparisher <= {COUNTER_SIZE{1'b0}}
159
160
161
162
163
                  Counter_Register <= {COUNTER_SIZE{1'b0}};
BitCounter_Register <= 3'b000;
164
165
166
               end
167
168
169
               begin
                  NewData_Register <= NewData_Signal;
Data_Register <= Data_Signal;
Rx_Register <= Rx_Signal;
State_Register <= State_Signal;
Counter_Register <= Counter_Signal;
BitCounter_Register <= BitCounter_Signal;
170
174
```



```
end
         OUTPUTS
180
181
182
     // OUTPUT LOGIC: Combinational
     always @(*)
       begin
// To init registers
case (State_Register)
184
186
            State_IDLE:
188
189
190
                 NewData_Signal = 1'b0;
Data_Signal = Data_Register;
               end
193
            State_WAIT_HALF:
194
               begin
NewData_Signal = 1'b0;
195
                 Data_Signal = Data_Register;
197
199
            State_WAIT_FULL_INIT:
                 NewData Signal = 1'b0:
201
                 Data_Signal = Data_Register;
203
205
            State WAIT FULL END:
207
                 NewData_Signal = 1'b1;
                 Data_Signal = {Rx_Register, Data_Register[7:1]};
209
210
211
            State WAIT HIGH:
               begin
NewData_Signal = 1'b0;
214
                 Data_Signal = Data_Register;
216
            default:
               begin
  NewData_Signal = 1'b0;
219
                 Data_Signal = Data_Register;
               end
224
     // OUTPUT ASSIGNMENTS
              UART_RX_newData_Out = NewData_Register;
UART_RX_data_Out = Data_Register;
     endmodule
```

Archive 1.9: WB_SYSTEM.v

1.2.12 HDL: Blocks

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

From this particular case, there's no elements of lower hierarchy.

1.2.13 Temporal simulation

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates the functionality according to the proposed specifications with various types of tests.

DELIVERABLES: Functionality according to the proposed specifications and in various types of tests.


a. Simulation results are presented for the requested product, explaining three or more operating cases on the simulation diagram. The simulation contains markers on the graph that indicate specific situations of the prototype.

Below is a diagram of what is expected to be obtained from the system. In this, despite the






test vector layout includes a bunch of bytes to transmit, the next diagram just cover one data frame that exemplifies the whole protocol procedure, which is the mayor purpose for this section. With this intention, the character 'j' (01101010) on binary or (106) on decimal base is tested.



On the other hand, the time diagram obtained in Altera's Quartus simulation tool is presented. In this case, we can check how it matches with what is expected. It is very important to highlight the sequential compound of this component, the 50MHz clock, which because of the very high frequency over the remaining signals, is depicted as a bold line.



1.2.14 Resource utilization

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student lists the resources used to build the module.

DELIVERABLES: A specific amount of resources in terms of quantity and percentage are presented.

a. All the elements required for the module, as can be registers, logic gates and pins are enumerated. Besides, an explicit specification of the FPGA model used, is pointed out.

RESOURCE ELEMENT UTILIZATION						
Element	Amount	Amount Percentage (Over total)				
Logic gates	38	< 1%				
Registers	27 -					
Pins	12 8%					
Device model	EP4CE22F17C6					
Family	Cyclone IV E					





1.2.15 Quartus diagrams


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies elements of the Quartus Tool that can help the design process. DELIVERABLES: Diagrams obtained in the tool.

a. Diagrams obtained by Quartus are presented.




Block diagram



(9)

State machine diagram



1.2.16 Physical implementation

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student exposes a practical mode implementation to show the correct functionality of the core.

DELIVERABLES: Source codes and an abbreviated description of the way it was physically tested and the ports chosen as the I/O signals .

- a. The description is detailed at the point that can be recreated easily with the same features.
- b. All the source codes are included, even the ones detached to the HDL RTL codes.

To implement at physical level the serial communication receiver, it wasn't necessary to build another block; in fact, the total core hadn't to be modified in terms of I/O signal ports. Now, the device which took the role of the peripheral transmitter, was an Arduino Nano board; thanks to its connection to a computer, it was possible to check into the Arduino IDE, the byte size values sent to the FPGA port assigned to RX. Furthermore, throughout a set of eight LED's, all the coming data bytes could be corroborated. Finally, the reset input signal, were allocated to a particular button as well.

The Arduino source code used to carry out the physical implementation can be found into the next online repository: https://github.com/favioacostad/UART_IP_Core/tree/main/PJRO_UART_RX/rtl.





1.2.17 Results and learnt lessons

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student discusses the design process identifying options for improvement and future work.

DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate and consistent).

- New specifications and applications of the work done (example: higher levels of complexity and uses in other contexts) are proposed.
- b. If the overall operating item is not achieved; identifies and argues the main reasons for non-functioning.
- Disciplinary language is accurate and appropriate, making use of grammatically correct phrases, without spelling errors.

In spite of the simplicity of the RX protocol, is widely applied thanks to the reduced processing requirements and the low probability of being prone to errors. In fact, last feature, although it depends of other conditions (i.e. distance length), is relatively low; under these circumstances, the data frame with bit parity detection is considered useless for a larger part of device designers.

UART communication protocol, thanks to its supporting of low rates, to send and receive data, can be more practical for some applications over other synchronous serial protocols. However, in terms of high speed rates, there's a disadvantage in relation with SPI or IC that can tolerate up to 25Mbps and 1Mbps respectively; in comparison, UART limit is close to 2.5Kbps.



- Peter Drucker -

The most important thing in communication is hearing what isn't said.

Components designed:

Along this chapter, the synchronous serial communication protocol SPI will be exposed, showing the master (M) block and the slave block (S) with its specific features governed by the protocol definition.

2.1 Master (M)

Below, the serial communication component **SPI Master** (**M**) is presented, showing its protocol to receive and to send information. To consult the whole SPI master core and its source codes, the next repository link can be followed: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_MASTER

2.1.1 Component description

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student understands and proposes product specifications and restrictions. DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate, and consistent) that explain: constraints, specifications, and search and identification of contexts where that component is used.

- a. The description of the component is written in the student words, organized logically and clearly.
- The specifications and restrictions fully respond to the requested component, demonstrating originality and own contributions.
- c. The search and identification of contexts where this component is used is clear.
- d. Discipline language is accurate and appropriate, phrases are grammatically correct and there are no spelling errors.

The master module for SPI is a block extensively used into the System on Chip (SoC) communication field to transmit information between devices. It has a synchronous feature, which means that all the functionality and the state machine is based on a clock usually in a range of MHz. Regarding the data frame format sent by the module through the Master Out Slave In (MOSI) port, there's an idle state where this signal takes a logic value of 1; then, depending on the rise/fall edge of the Slave Clock (SCK), the 8 data bits are transmitted. These data is



required to send by an external module that informs of this task by sending a Boolean signal Start.


It is relevant to mention the different working modes for this protocol which can variate with the Clock Polarity (**CPOL**) and the Clock Phase (**CPHA**). Specifically, there's 4 standard modes where **CPOL** and **CPHA** can take two values 0 or 1 and designate if the **SCK** idle value is in High (**CPOL** = 1) or Low (**CPOL** = 0) state; in the same way, to indicate whether the edge for this clock is chosen to sample with rise and transmit with fall (**CPHA** = 1) or sample with fall and transmit with rise (**CPHA** = 10).

2.1.2 Symbol

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates his component to a generic symbol usable in an architectural diagram. DELIVERABLES: Correct and complete diagram.

a. The symbol proposed to represent the component is based on symbols of a similar nature presented in the electronic component literature.



2.1.3 Port description

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student recognizes all the Input/Output (I/O) ports the module has. DELIVERABLES: A description of each I/O port signal where its type, size and initial state are enunciated.

- a. The whole I/O signal ports are explicitly described and it is easy to understand the functionality for each one into the core.
- b. It is clear for the input ports, what kind of signal has to be stimulated to get a correct performance.





I/O Ports description					
Name	Signal	Size	Initial	Description	
	type		state		
BB_SYSTEM_MOSI_Out	Output	1	1	Transmitter signal in charge of	
				carrying the data to the slave	
			_	based on the clock ratio set.	
BB_SYSTEM_newData_Out	Output	1	0	Boolean signal to inform of new	
				data ready to send to an external	
DD CVCTEM 1	0 4 4	1	0	module which require it.	
BB_SYSTEM_busy_Out	Output	1	0	Boolean signal to indicate if the	
DD CVCTEM CCV O-4	Ontrock	1		module currently is busy or idle. Slave Clock set to be a fraction	
BB_SYSTEM_SCK_Out	Output	1	-	lower than the system's clock;	
				this fraction is defined in terms	
				of a power 2 ratio.	
BB_SYSTEM_data_Out	Output	8	00000000	Data bus signal with a byte size	
DD_S1S1EW_data_Out	Output		0000000	that carries the information com-	
				ing from the slave.	
BB_SYSTEM_CLOCK_50	Input	1	-	Clock of the system with a de-	
	•			fault value of 50MHz.	
BB_SYSTEM_RESET_InHigh	Input	1	0	Reset signal in case of reload the	
				initial values for the module.	
BB_SYSTEM_MISO_In	Input	1	1	Receiver signal in charge of tak-	
				ing the data from the slave based	
				on the clock ratio set.	
BB_SYSTEM_start_InHigh	Input	1	0	Boolean signal to allow or not the	
				module from an external signal.	
BB_SYSTEM_data_In	Input	8	00000000	Data in terms of bytes to trans-	
				mit.	


2.1.4 Black box diagram

QUALITY PRODUCT:

 $PEDAGOGICAL\ OBJECTIVE: The\ student\ identifies\ input/output\ signals\ for\ the\ product.$ $DELIVERABLES: Correct\ and\ complete\ diagram.$

- a. There is full correspondence between the black box diagram and the functionality of the requested component.
- b. The black box diagram shows all input and output signals with their corresponding structured names (In/Out) and sizes (bit/bus).
- c. The black box diagram relates that component to the characterization diagram (test-bench).





2.1.5 Functionality

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student breaks down the problem into a set of steps that respond to the expected functionality.

DELIVERABLES: Equation / Truth Table / Macro-algorithm correct and complete according to component functionality.

a. The character equation and/or truth table and/or solution macro-algorithm correctly describes the functionality of the component and is properly represented by a detailed explanation where each step is less complex than the requested component.

© Characteristic equation

$$\begin{aligned} data_Out[7:0] <= (data_Out[7], data_Out[6], ..., data_Out[0])_{CLOCK_RATIO} <= MOSI_Out \\ & (MISO_In)_{CLOCK_RATIO} <= data_In[0] \\ & (MISO_In)_{CLOCK_RATIO} <= data_In[1] \\ & ... \\ & (MISO_In)_{CLOCK_RATIO} <= data_In[7] \end{aligned}$$

Truth table

INPUTS			OUTPUTS		
RESET_In	MISO_In	start_In	MOSI_Out	newData_Out	busy_Out
1	1	0	1	0	0
1	1	1	1	0	0
0	1	0	1	0	0
0	1	1	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	1	0	0	1



Macro-algorithm





```
Algorithm 4: Master unit M
 Data:
 RESET_In, MISO_In, start_In, [7:0] data_In
 Algorithm:
 MOSI\_Out = 1
 newData\_Out = 0
 busy_Out = 0
 SCK\_Out = 0000
 data_Out = 00000000
 counterBit = 0
 CLOCK\_RATIO = 4
 if not RESET_In:
   case state:
   IDLE:
      if start_In:
        state = WAIT\_HALF
    WAIT_HALF:
      SCK\_Out += 1
      if SCK\_Out == (CLOCK\_RATIO-1)[1]:
        SCK\_Out = 0000
        state = TRANSFER
    TRANSFER:
      busy_Out = 1
      SCK\_Out += 1
      if SCK\_Out == (CLOCK\_RATIO)[0]:
        state = MOSI
      else\ if\ SCK\_Out == (CLOCK\_RATIO-1)[1]:
        state = READ\_DATA
      else\ if\ SCK\_Out == (CLOCK\_RATIO)[1]:
        state = FULL
   MOSI:
      MOSI\_Out = data\_In[7]
      SCK\_Out += 1
      state = TRANSFER
   READ_DATA:
      SCK\_Out += 1
      data\_Out = [data\_In[6:0], MISO\_In]
      state = TRANSFER
    FULL:
      busy\_Out = 0
      counterBit += 1
      if counterBit == 7:
        state = END
      else:
        state = TRANSFER
```



```
Algorithm 5: Master unit M

END:

newData_Out = 1

counterBit = 0

state = IDLE

end case

Results:

MOSI_Out, newData_Out, busy_Out, SCK_Out[CLOCK_RATIO-1], [7:0] data_Out
```

2.1.6 Reference model

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a reference model as function verification and control verification of RTL models, which can be constructed with software high level languages like C, C++, JavaScript, Python, etc. DELIVERABLES: Source codes.

- a. The description in software language has similar structure to the hardware language algorithm.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.
- The validation model verifies the consistency of the RTL modules by judging whether the two designs are equivalent and consistent

The source code below, just depicts the function based on the SPI Master White Box module. To consult the whole reference model, with the Black Box validation and the Simulation, it is necessary to visit the next online repository: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_MASTER/reference.

```
LIBRARIES Definition
    # Libraries required along the code
    import numpy as np
    np.set_printoptions(threshold = np.inf)
    from SPI_MASTER import
    # COMPLEMENTARY Function
    # Function to emulate binary add operation in 8 size vector def ADD_BIN (vector):
        x = np. uint8(1)

# Vector is passed to decimal scalar
        decV = np.array([vector[i]*2**(np.size(vector) - i - 1) for i in range(np.size(vector))])
add = sum(decV) + 1
        # The reverse process is done and passed to binary vector
binV = np.array([1 if add & (1 << (np.size(vector) - j - 1)) else 0 for j in range(np.size(vector))], dtype = '
21
         return binV
    def SPI_MASTER (SPI_MASTER_CLOCK_50, SPI_MASTER_RESET_InHigh, SPI_MASTER_MISO_In, SPI_MASTER_start_InHigh, SPI_MASTER_data_In, CLOCK_RATIO, DATAWIDTH_BUS, STATE_SIZE):
         # PARAMETER Declarations
31
32
33
34
35
36
37
38
39
40
41
         #/////// STATES /////////
         State_IDLE = np.uint8(0)
         State_WAIT_HALF = np.uint8(1)
State_TRANSFER = np.uint8(2)
         43
44
45
         # PORT Declarations
46
47
         #///////// OUTPUTS //////////
         SPI_MASTER_MOSI_Out = np.uint8(1)
SPI_MASTER_newData_Out = np.uint8(0)
         SPI_MASTER_busy_Out = np.uint8(0)
```





```
SPI_MASTER_SCK_Out = np.uint8(0)
SPI_MASTER_data_Out = np.zeros(DATAWIDTH_BUS, dtype = 'uint8')
 52
            # REG/WIRE Declarations
 55
 56
57
 58
59
            global MOSI_Register, NewData_Register, Busy_Register, SCK_Register, DataOut_Register global State_Register, MISO_Register, Start_Register, Data_Register, BitCounter_Register
 61
 62
            # STRUCTURAL Coding
 63
 64
65
            # INPUT LOGIC: Combinational
            # Signals | SPI_MASTER_MISO_In
Start_Signal = SPI_MASTER_start_InHigh
Data_Signal = Data_Register
BitCounter_Signal = BitCounter_Register
 66
 67
 68
 69
 71
            if State_Register == State_IDLE:
                  BitCounter_Signal = 0 if Start_Register:
 72
73
 74
                        State_Signal = State_WAIT_HALF
 75
76
                        State Signal = State IDLE
            elif State_Register == State_WAIT_HALF:
    Data_Signal = SPI_MASTER_data_In
    if np.array_equal(SCK_Register[1:],np.ones(CLOCK_RATIO - 1, dtype = 'uint8')) and SCK_Register[0] == np.
uint8(0):
 78
 80
                        State_Signal = State_TRANSFER
 81
                        State Signal = State WAIT HALF
 83
 85
            elif State_Register == State_TRANSFER:
                  if np.array_equal(SCK_Register,np.zeros(CLOCK_RATIO, dtype = 'uint8')):
State_Signal = State_MOSI
 87
               elif np.array_equal(SCK_Register[1:], np.ones(CLOCK_RATIO - 1, dtype = 'uint8')) and SCK_Register[0] == np.uint8(0):
 88
                  State_Signal = State_READ_DATA

elif np.array_equal(SCK_Register,np.ones(CLOCK_RATIO, dtype = 'uint8')):
    State_Signal = State_FULL
 29
 90
 91
 92
 93
                         State\_Signal = State\_TRANSFER
            elif State_Register == State_MOSI:
State_Signal = State_TRANSFER
 95
 96
 98
            elif State_Register == State_READ_DATA:
                  State_Signal = State_TRANSFER

Data_Signal = np.array([Data_Register[k] for k in range(0,7)])

Data_Signal = np.insert(Data_Signal,0,MISO_Register,axis = 0)
 99
100
101
            elif State_Register == State_FULL:
BitCounter_Signal = BitCounter_Register + 1;
103
                  if BitCounter_Register == DATAWIDTH_BUS-1:
State_Signal = State_END
105
107
                  else
                        State_Signal = State_TRANSFER
110
            elif State_Register == State_END:
                  State_Signal = State IDLE
111
                  BitCounter_Signal = 0
114
115
                  State Signal = State IDLE
117
118
            # OUTPUTS
119
120
121
            # OUTPUT LOGIC: Combinational
122
            MOSI_Signal = MOSI_Register
            NewData_Signal = NewData_Register
Busy_Signal = Busy_Register
SCK_Signal = SCK_Register
123
124
125
126
            DataOut_Signal = DataOut_Register
            if State_Register == State_IDLE:
    MOSI_Signal = np.uint8(1)
    NewData_Signal = np.uint8(0)
    Busy_Signal = np.uint8(0)
    SCK_Signal = np.zeros(CLOCK_RATIO, dtype = 'uint8')
    DataOut_Signal = DataOut_Register
128
129
130
131
132
133
135
                    State_Register
                                           == State_WAIT_HALF:
136
                  MOSI_Signal = MOSI_Register
NewData_Signal = np.uint8(0)
137
                  Busy_Signal = np.uint8(0)
SCK_Signal = ADD_BIN(SCK_Register)
138
               if np.array_equal(SCK_Register[1:], np.ones(CLOCK_RATIO - 1, dtype = 'uint8')) and SCK_Register[0] == np.uint8(0):
140
                  SCK_Signal = np.zeros(CLOCK_RATIO, dtype = 'uint8')
DataOut_Signal = DataOut_Register
141
```





```
elif State_Register == State_TRANSFER:

MOSI_Signal = MOSI_Register

NewData_Signal = np. uint8 (0)

Busy_Signal = np. uint8 (1)

SCK_Signal = ADD_BIN(SCK_Register)

DataOut_Signal = DataOut_Register
144
145
146
147
148
149
                                                     DataOut_Signal = DataOut_Register
151
                                    elif State Register == State MOSI:
                                                    State_Register == State_MOS1:
MOSI_Signal = Data_Register[7]
NewData_Signal = np. uint8(0)
Busy_Signal = np. uint8(1)
SCK_Signal = ADD_BIN(SCK_Register)
152
153
 154
155
156
                                                     DataOut_Signal = DataOut_Register
                                   elif State_Register == State_READ_DATA:
MOSI_Signal = MOSI_Register
NewData_Signal = np. uint8(0)
Busy_Signal = np. uint8(1)
SCK_Signal = ADD_BIN(SCK_Register)
DataOut_Signal = DataOut_Register
158
160
161
162
163
                                    elif State_Register == State_FULL:
                                                     State_Register == State_FULL
MOSI_Signal = MOSI_Register
NewData_Signal = np.uint8(0)
Busy_Signal = np.uint8(0)
SCK_Signal = SCK_Register
166
168
170
                                                     DataOut\_Signal = DataOut\_Register
172
                                    elif State_Register == State_END:
                                                     MOSI_Signal = MOSI_Register
                                                     NewData_Signal = np.uint8(1)
Busy_Signal = np.uint8(0)
SCK_Signal = SCK_Register
DataOut_Signal = Data_Register
174
 175
176
 179
                                                    MOSI_Signal = np.uint8(1)
NewData_Signal = np.uint8(0)
Busy_Signal = np.uint8(0)
SCK_Signal = np.zeros(CLOCK_RATIO, dtype = 'uint8')
DataOut_Signal = DataOut_Register
180
182
183
184
186
 187
                                    if SPI_MASTER_CLOCK_50:
188
                                                    # Updating global registers

if SPI_MASTER_RESET_InHigh:
    MOS1_Register = np. uint8 (1)
    NewData_Register = np. uint8 (0)
    Busy_Register = np. uint8 (0)
    SCK_Register = np. zeros (CLOCK_RATIO, dtype = 'uint8')
    DataOut_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
    State_Register = State_IDLE
    MISO_Register = np. uint8 (1)
    Start_Register = np. uint8 (0)
    Data_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
    BitCounter_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
    BitCounter_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
189
190
191
193
194
195
197
199
                                                                       BitCounter_Register = 0
                                                                      MOSI_Register = MOSI_Signal
NewData_Register = NewData_Signal
201
                                                                      NewData_Register = NewData_Signal
Busy_Register = Busy_Signal
SCK_Register = SCK_Signal
DataOut_Register = DataOut_Signal
State_Register = State_Signal
MISO_Register = MISO_Signal
Start_Register = Start_Signal
Data_Register = Data_Signal
BitCounter_Register = BitCounter_Signal
203
205
206
207
209
210
212
                                   SPI_MASTER_MOSI_Out = MOSI_Register
213
214
215
                                   SPI_MASTER_newData_Out = NewData_Register
SPI_MASTER_busy_Out = Busy_Register
216
                                   SPI_MASTER_SCK_Out = (int(not((not SCK_Register[0]) and ((State_Register == State_TRANSFER) or
                                                                                                                                                                                                                                                                                                  (State_Register == State_MOSI) or
(State_Register == State_READ_DATA) or
(State_Register == State_FULL) or
217
218
219
                                                                                                                                                                                                                                                                                                  (State_Register == State_END)))))
                                   SPI_MASTER_data_Out = DataOut_Register
223
                                    return\_SPI\_MASTER\_MOSI\_Out\_SPI\_MASTER\_newData\_Out\_SPI\_MASTER\_busy\_Out\_SPI\_MASTER\_SCK\_Out\_SPI\_MASTER\_data\_Out\_SPI\_MASTER\_SCK\_Out\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_OUT\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SCK\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI_MASTER\_SPI\_MASTER_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MASTER\_SPI\_MAST
```

Archive 2.1: REF_SYSTEM.py





2.1.7 HDL: Black box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
            //# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
           //# This program is distributed in the hope that it will be useful, //# but WITHOUT ANY WARRANTY; without even the implied warranty of //# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
            //# GNU General Public License for more detail
           // MODULE Definition
             module BB_SYSTEM (
            ///////// OUTPUTS /////////
BB_SYSTEM_MOSI_Out,
                  BB_SYSTEM_newData_Out , BB_SYSTEM_busy_Out ,
                   BB SYSTEM SCK Out.
                   BB_SYSTEM_data_Out,
                  BB_SYSTEM_CLOCK_50,
                  \begin{array}{l} BB\_SYSTEM\_RESET\_InHigh \, , \\ BB\_SYSTEM\_MISO\_In \, , \end{array}
                   BB SYSTEM start_InHigh,
                   BB_SYSTEM_data_In
             // PARAMETER Declarations
40
           // Size for the states needed into the protocol parameter STATE_SIZE = 3;
// Value to specify how managers of the states are states as the states are states are states as the states are states
           // Value to specify how much be the clock for synchronizing Master and Slave parameter CLOCK_RATIO = 4;
46
49
             // PORT Declarations
50
            // ////// OUTPUTS /////////
           output BB_SYSTEM_MOSI_Out;
output BB_SYSTEM_newData_Out;
output BB_SYSTEM_busy_Out;
                                          BB_SYSTEM_SCK_Out;
[DATAWIDTH_BUS-1:0] BB_SYSTEM_data_Out;
             output
             output
                                          //// INPUTS //////
BB_SYSTEM_CLOCK_50;
             input
                                          BB_SYSTEM_RESET_InHigh;
BB_SYSTEM_MISO_In;
             input
             input
                                          BB_SYSTEM_start_InHigh;
[DATAWIDTH_BUS-1:0] BB_SYSTEM_data_In;
62
             input
65
             // REG/WIRE Declarations
             // STRUCTURAL Coding
           SPI\_MASTER \ \# (.CLOCK\_RATIO)(CLOCK\_RATIO) \ , \ .DATAWIDTH\_BUS(DATAWIDTH\_BUS) \ , \ .STATE\_SIZE(STATE\_SIZE)) \ SPI\_MASTER\_u0 \ (.CLOCK\_RATIO) \ , \ .DATAWIDTH\_BUS(DATAWIDTH\_BUS) \ , \ .STATE\_SIZE(STATE\_SIZE)) \ .DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH\_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATAWIDTH_BUS(DATA
                     Port map - connection between master ports and signals/
                       SPI_MASTER_MOSI_Out(BB_SYSTEM_MOSI_Out)
                      . SPI_MASTER_newData_Out(BB_SYSTEM_newData_Out),
. SPI_MASTER_busy_Out(BB_SYSTEM_busy_Out),
. SPI_MASTER_SCK_Out(BB_SYSTEM_SCK_Out),
                       SPI_MASTER_data_Out(BB_SYSTEM_data_Out),
                                           //// INPUTS
                  . SPI_MASTER_CLOCK_50(BB_SYSTEM_CLOCK_50),
```





```
81 .SPI_MASTER_RESET_InHigh(BB_SYSTEM_RESET_InHigh),
82 .SPI_MASTER_MISO_In(BB_SYSTEM_MISO_In),
83 .SPI_MASTER_start_InHigh(BB_SYSTEM_start_InHigh),
84 .SPI_MASTER_data_In(BB_SYSTEM_data_In)
85 );
87 endmodule
```

Archive 2.2: BB_SYSTEM.v

2.1.8 Test vector definition

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a strategy to validate the functionality of the product. DELIVERABLES: Clear selection strategies. Clear explanation of operation.

 Test vectors are selected by describing an explicit and clearly defined strategy in a paragraph, and these vectors allow you to fully verify functionality.

TEST VECTOR INPUTS					
RESET_In	MISO_In	start_In	data_In		
1	1	0	00000000		
0	1	0	00110000		
0	1	1	00110000		
0	0	1	00110000		
0	1	1	00110000		
0	1	1	00110000		
0	0	1	00110000		
0	1	1	00110000		
0	0	1	00110000		
0	1	1	00110000		
0	0	1	00110000		
0	1	0	00110000		
0	1	0	00110001		
0	1	1	00110001		
0		1			

The test vectors are composed first, by the reset input; second, by the MISO signal, responsible for the information coming from the slave; third, by the start input, which allows to start the module receiving information from an external module; and fourth, there's the eight bit size data input, that transport the information an external module requires to send. The subsequent values set to this data input are related with the ASCII (American Standard Code for Information Interchange) table and coincide to the characters: '0', '1', '2', '3', ...,'9'; 'a', 'b', 'c', ...,'j'.

2.1.9 HDL: Test vectors

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.





```
//# Copyright (C) 2018. F.E. Segura Quijano (FES) fsegura@uniandes.edu.co
//# Copyright (C) 2020. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
     //# This program is free software: you can redistribute it and/or modify 
//# it under the terms of the GNU General Public License as published by 
//# the Free Software Foundation, version 3 of the License. 
//#
     //# This program is distributed in the hope that it will be useful, 
//# but WITHOUT ANY WARRANIY; without even the implied warranty of 
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
//# GNU General Public License for more details.
     21
      // MODULE Definition
     // Escala de tiempo
'timescale 1 ns/ 1
     module TB_SYSTEM();
            Parameter (May differ for physical synthesis)
      // General purpose registers
        reg eachvec:
        reg eachvec;

parameter TCK = 20; // Clock period in ns

parameter CLK_FREQ = 1000000000 / TCK; // Frequency in HZ

parameter DATAWIDTH_BUS = 8;

parameter CLOCK_RATIO = 4; // CLOCK_RATIO = 1/16th (2^4 = 16 CLOCK cycles)
37
     // Test vector input registers
      // INTERNAL WIRE/REG Declarations
     // Wires (OUTPUTS)
wire TB_SYSTEM_MOSI_Out:
         wire TB_SYSTEM_newData_Out;
         wire TB SYSTEM busy Out:
     wire IB_SYSTEM_ousy_Out;
wire TB_SYSTEM_SCK_Out;
wire [DATAWIDTH_BUS-1:0] TB_SYSTEM_data_Out;
// Reg (INPUTS)
reg TB_SYSTEM_CLOCK_50;
46
48
        reg TB_SYSTEM_RESET_InHigh;
reg TB_SYSTEM_MISO_In;
reg TB_SYSTEM_start_InHigh;
reg [DATAWIDTH_BUS-1:0] TB_SYSTEM_data_In;
        Assign statements (If any)
BB_SYSTEM BB_SYSTEM_u0 (
     // Port map - connection between master ports and signals/registers
          .BB_SYSTEM_MOSI_Out(TB_SYSTEM_MOSI_Out)
          BB_SYSTEM_newData_Out(TB_SYSTEM_newData_Out),
BB_SYSTEM_busy_Out(TB_SYSTEM_busy_Out),
BB_SYSTEM_SCK_Out(TB_SYSTEM_SCK_Out),
60
62
          BB_SYSTEM_data_Out(TB_SYSTEM_data_Out)
64
         /////// INPUTS //////////
          66
68
          . BB_SYSTEM_data_In(TB_SYSTEM_data_In)
     initial
     // Code that executes only once
// Insert code here --> begin
TB_SYSTEM_CLOCK_50 <= 0;
     // --> end
$display("Running testbench");
     always
// Optional sensitivity list
// @(Eventl or event2 or .... eventn)
#(TCK/2) TB_SYSTEM_CLOCK_50 <= ~ TB_SYSTEM_CLOCK_50;</pre>
81
     // Code executes for every event on sensitivity list
// Insert code here --> begin
88
             \label{eq:thm_reset_inHigh} TB\_SYSTEM\_RESET\_InHigh <= 1'b1; \ TB\_SYSTEM\_MISO\_In <= 1'b1; \ TB\_SYSTEM\_start\_InHigh <= 1'b0; \ TB\_SYSTEM\_data\_In <= 8'b000000000;
90
        #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b00110000; #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0; TB_SYSTEM_data_In <= 8'b00110000;
92
93
         \#(64*TCK) \ TB\_SYSTEM\_RESET\_InHigh <= 1'b0; \ TB\_SYSTEM\_MISO\_In <= 1'b1; \ TB\_SYSTEM\_start\_InHigh <= 1'b1;
              TB_SYSTEM_data_In <= 8'b00110000;
```



```
\#(16*TCK) \ TB\_SYSTEM\_RESET\_InHigh <= \ 1'b0; \ TB\_SYSTEM\_MISO\_In <= \ 1'b0; \ TB\_SYSTEM\_start\_InHigh <= \ 1'b1; \ TB\_SYSTEM\_MISO\_In <= \ 1'b0; \ TB\_SYSTEM\_START_InHigh <= \ 1'b1; \ TB\_SYSTEM\_MISO\_In <= \ 1'b0; \ TB\_SYSTEM\_START_InHigh <= \ 1'b1; \ TB\_SYSTEM\_START_INHIGH <= \ 1'b
               TB SYSTEM data In <= 8'b00110000:
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
TB_SYSTEM_data_In <= 8'b00110000;
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
 97
          #(16*TCK) TB_SYSTEM_RESET_InHigh <= TB_SYSTEM_data_In <= 8'b00110000;
 98
                                                                   1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
 99
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110000:
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
100
                                                                   1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110000:
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= TB_SYSTEM_data_In <= 8'b00110000;
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
TB_SYSTEM_data_In <= 8'b00110000;
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB_SYSTEM_data_In <= 8'b00110000;
          #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
104
               TB_SYSTEM_data_In <= 8'b00110000;
105
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
               TB_SYSTEM_data_In <= 8'b00110000;
          #(32*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
106
               TB SYSTEM data In <= 8'b00110001:
          #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110001:
          #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                    ,
1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
109
               TB SYSTEM data In <= 8'b00110001:
         #(16*TCK) TB_SYSTEM_RESET_InHigh
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110001
          #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                    1'b0; TB SYSTEM MISO In <= 1'b0; TB SYSTEM start InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110001
          #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110001:
113
          #(16*TCK) TB_SYSTEM_RESET_InHigh
                                                                   1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110001;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
TB_SYSTEM_data_In <= 8'b00110001;
                                                                   1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
TB_SYSTEM_data_In <= 8'b00110001;
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
          #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                    1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
116
               TB SYSTEM data In <= 8'b00110001:
         #(24*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                   1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110010;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
         TB_SYSTEM_data_In <= 8'b00110010;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
120
               TB_SYSTEM_data_In <= 8'b00110010;
         #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
         TB_SYSTEM_data_In <= 8'b00110010;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110010:
          #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110010:
          #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
         TB_SYSTEM_data_In <= 8'b00110010;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
125
               TB SYSTEM data In <= 8'b00110010:
         #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                  1'b0; TB_SYSTEM_MISO_In <= 1'b0; TB_SYSTEM_start_InHigh <= 1'b1;
               TB SYSTEM data In <= 8'b00110010;
         #(16*TCK) TB SYSTEM RESET InHigh <= 1'b0: TB SYSTEM MISO In <= 1'b1: TB SYSTEM start InHigh <= 1'b0:
128
         TB_SYSTEM_data_In <= 8'b00110011;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
129
         TB_SYSTEM_data_In <= 8'b00110011;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
130
         TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0; TB_SYSTEM_MISO_In <= 1'b1; TB_SYSTEM_start_InHigh <= 1'b0;
131
               TB_SYSTEM_data_In <= 8'b00110011;
         //#(TCK*10000) $finish;
      @eachvec;
      $finish;
// --> end
      end
      endmodule
```

Archive 2.3: TB_SYSTEM.vt





2.1.10 White box diagram


OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student makes a diagram of sub-components, signals and interconnections and makes a description of each sub-component.

DELIVERABLES: Diagram of sub-components, signals and interconnections, description of component to component to component.

- a. The white box diagram is correct and corresponds to the requested component.
- All internal and input/output signals with their corresponding structured names (In/Out) and sizes (Bit/Bus) are displayed for all internal system components.
- c. The white box diagram corresponds to an efficient solution in terms of resources, number of blocks and elements and solution algorithm. Internal components are less complex than those with higher hierarchy.
- d. A description (what is and how it works) of each of the constituent components of the requested component is presented, describing its signals.

For this specific case, the input/output ports match with the higher module into the hierarchical design.



2.1.11 HDL: White box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.





```
// ////// INPUTS /////////
            SPI_MASTER_CLOCK_50,
SPI_MASTER_RESET_InHigh,
            SPI_MASTER_MISO_In ,
SPI_MASTER_start_InHigh ,
 35
36
            SPI_MASTER_data_In
 39
         // PARAMETER Declarations
        State_WAIT_HALF = 3'b001;
State_WAIT_HALF = 3'b010;
State_TRANSFER = 3'b010;
State_MOSI = 3'b011;
State_READ_DATA = 3'b100;
         localparam
         localparam
         localparam
         localparam
                                      State_FULL = 3'b101;
State_END = 3'b110;
 47
        localparam
         localparam
        // // // SIZES ////////
 49
 51
         // PORT Declarations
        output SPI_MASTER_MOSI_Out;
output SPI_MASTER_newData_Out;
       output SPI_MASTER_busy_Out,
output SPI_MASTER_SCK_Out;
output SPI_MASTER_SCK_OUt;
Output [DATAWIDTH_BUS-1:0] SPI_MASTER_data_Out;
                        //// INPUTS //////
SPI_MASTER_CLOCK_50;
        input
input
        // REG/WIRE Declarations
 69
        // Master output state input data transmitter
reg MOSI_Register;
// Boolean variable to inform of new data
reg NewData_Register;
// Boolean variable to indicate if the module is currently busy or idle
reg Busy_Register;
// Clock signal that synchronizes the Master and Slave modules
      reg Busy_Register;

// Clock signal that synchronizes the Master and Slave modules reg [CLOCK_RATIO-1:0] SCK_Register;

// Byte size register with the data to send to the master reg [DATAWIDTH_BUS-1:0] DataOut_Register;

// Current state of the protocol reg [STATE_SIZE-1:0] State_Register;

// Master Input Slave Output data transmitter reg MISO_Register;

// Boolean variable to allow the module to start reg Start_Register;

// Data in terms of bytes comming from the master reg [DATAWIDTH_BUS-1:0] Data_Register;

// Counter for the number of bits carried out so far reg [2:0] BitCounter_Register;

// Index of the sumber of bits carried out so far reg MOSI_Signal;
       reg Start_Signal;
reg [DATAWIDTH_BUS-1:0] Data_Signal;
reg [2:0] BitCounter_Signal;
100
104
105
         // STRUCTURAL Coding
106
         // INPUT LOGIC: Combinational
        always @(*)
108
           begin
// To init registers
MISO_Signal = SPI_MASTER_MISO_In;
Start_Signal = SPI_MASTER_start_InHigh;
Data_Signal = Data_Register;
BitCounter_Signal = BitCounter_Register;
109
110
111
112
113
115
                case (State_Register)
State_IDLE:
                             BitCounter_Signal = 3'b000;
if (Start_Register)
119
                                 State_Signal = State_WAIT_HALF;
                                 State_Signal = State_IDLE;
```





```
126
127
                   State_WAIT_HALF:
                            pm
Data_Signal = SPI_MASTER_data_In;
if (SCK_Register == {(CLOCK_RATIO-1){1'b1}})
State_Signal = State_TRANSFER;
128
129
130
131
132
133
                               State_Signal = State_WAIT_HALF;
                        end
135
                   State TRANSFER:
                      late_TRANSPEK:
begin
  if (SCK_Register == {CLOCK_RATIO{1'b0}})
    State_Signal = State_MOSI;
else if (SCK_Register == {(CLOCK_RATIO-1){1'b1}})
    State_Signal = State_READ_DATA;
else if (SCK_Register == {CLOCK_RATIO{1'b1}})
    State_Signal = State_FULL;
else
136
140
142
143
                                State_Signal = State_TRANSFER;
144
146
                        State_Signal = State_TRANSFER;
148
                   State_READ_DATA:
150
151
152
                           State_Signal = State_TRANSFER;
Data_Signal = {Data_Register[6:0], MISO_Register};
153
154
155
156
                   State FULL:
                       BitCounter_Signal = BitCounter_Register + 1'bl;
if (BitCounter_Register == DATAWIDTH_BUS-1)
State_Signal = State_END;
158
160
                               State_Signal = State_TRANSFER;
162
163
164
                        end
165
                   State_END:
                       begin
State_Signal = State_IDLE;
166
167
                            BitCounter_Signal = 3'b000;
168
169
170
171
172
                   default: State_Signal = State_IDLE;
                endcase
173
174
       // STATE REGISTER : Sequential always @(posedge SPI_MASTER_CLOCK_50, posedge SPI_MASTER_RESET_InHigh)
           begin
if (SPI_MASTER_RESET_InHigh)
                   begin

MOSI_Register <= 1'b1;

Pagister <= 1'
179
180
                       MOSI_Register <= 1'b1;
NewData_Register <= 1'b0;
Busy_Register <= 1'b0;
SCK_Register <= {CLOCK_RATIO{1'b0}};
DataOut_Register <= {DATAWIDITH_BUS{1'b0}};
State_Register <= State_IDLE;
MISO_Register <= 1'b1;
Start_Register <= 1'b0;
Data_Register <= {DATAWIDITH_BUS{1'b0}};
BitCounter_Register <= 3'b000:
181
183
185
187
189
                        BitCounter_Register <= 3'b000;
190
191
192
193
                   begin

MOSI_Register <= MOSI_Signal;

NewData_Register <= NewData_Signal;

Busy_Register <= Busy_Signal;

SCK_Register <= SCK_Signal;
194
195
196
197
                        DataOut_Register <= DataOut_Signal;
State_Register <= State_Signal;
MISO_Register <= MISO_Signal;
198
199
200
201
                        Start_Register <= Start_Signal;
Data_Register <= Data_Signal;
BitCounter_Register <= BitCounter_Signal;
202
203
204
205
206
208
        // OUTPUTS
209
        // OUTPUT LOGIC: Combinational
210
        always @(*)
           begin
// To init registers
212
215
               case (State_Register)
                   State_IDLE:
begin
                           MOSI_Signal = 1'b1;
NewData_Signal = 1'b0;
218
```



```
Busy_Signal = 1'b0;
SCK_Signal = {CLOCK_RATIO{1'b0}};
DataOut_Signal = DataOut_Register;
223
224
225
226
                    State_WAIT_HALF:
                           egin

MOSI_Signal = MOSI_Register;

NewData_Signal = 1'b0;

Busy_Signal = 1'b0;

SCK_Signal = SCK_Register + 1'b1;

if (SCK_Register == {(CLOCK_RATIO-1){1'b1}})

SCK_Signal = {CLOCK_RATIO{1'b0}};

DataOut_Signal = DataOut_Register;

and
227
228
229
230
231
235
                   State_TRANSFER:
                       begin
  MOSI_Signal = MOSI_Register;
                           NewData_Signal = 1'b0;

Busy_Signal = 1'b1;

SCK_Signal = SCK_Register + 1'b1;

DataOut_Signal = DataOut_Register;
239
241
243
244
245
                    State MOSI:
246
247
                           egin
MOSI_Signal = Data_Register[7];
NewData_Signal = 1'b0;
Busy_Signal = 1'b1;
SCK_Signal = SCK_Register + 1'b1;
249
250
251
252
253
254
255
                           DataOut_Signal = DataOut_Register;
                    State_READ_DATA:
                       begin

MOSI_Signal = MOSI_Register;

NewData_Signal = 1'b0;

Busy_Signal = 1'b1;

SCK_Signal = SCK_Register + 1'b1;
256
257
258
259
260
261
                            DataOut_Signal = DataOut_Register;
262
263
264
265
                   State FULL:
                        begin
  MOSI_Signal = MOSI_Register;
                           MOSI_Signal = MOSI_Register;

NewData_Signal = 1'b0;

Busy_Signal = 1'b0;

SCK_Signal = SCK_Register;

DataOut_Signal = DataOut_Register;
266
267
268
269
270
271
                   State END:
                      begin

MOSI_Signal = MOSI_Register;

NewData_Signal = 1'b1;

Busy_Signal = 1'b0;

SCK_Signal = SCK_Register;
276
277
                           DataOut_Signal = Data_Register;
280
                    default:
                      begin

MOSI_Signal = 1'b1;

NewData_Signal = 1'b0;

Busy_Signal = 1'b0;

SCK_Signal = {CLOCK_RATIO{1'b0}};

DataOut_Signal = DataOut_Register;
282
283
284
286
287
288
                        end
289
               endcase
290
291
292
        // OUTPUT ASSIGNMENTS
       293
        assign \ SPI\_MASTER\_data\_Out = \ DataOut\_Register \, ;
       endmodule
```

Archive 2.4: WB SYSTEM.v





2.1.12 HDL: Blocks

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

From this particular case, there's no elements of lower hierarchy.

2.1.13 Temporal simulation


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates the functionality according to the proposed specifications with various types of tests.

DELIVERABLES: Functionality according to the proposed specifications and in various types of tests.

a. Simulation results are presented for the requested product, explaining three or more operating cases on the simulation diagram. The simulation contains markers on the graph that indicate specific situations of the prototype.


Below is a diagram of what is expected to be obtained from the system. In this, despite the test vector layout includes an important quantity of bytes to transmit, the next diagram just cover a few data frames that exemplify the whole protocol procedure, which is the mayor purpose for this section.



On the other hand, the time diagram obtained in Altera's Quartus simulation tool is presented. In this case, we can check how it matches with what is expected. It is very important to highlight the sequential compound of this component, the 50MHz clock, which because of the very high frequency over the remaining signals, is depicted as a bold line.







2.1.14 Resource utilization

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student lists the resources used to build the module.

DELIVERABLES: A specific amount of resources in terms of quantity and percentage are presented.

All the elements required for the module, as can be registers, logic gates and pins are enumerated. Besides, an
explicit specification of the FPGA model used, is pointed out.

RESOURCE ELEMENT UTILIZATION				
Element	Amount Percentage (Over total			
Logic gates	48	< 1%		
Registers	35 -			
Pins	24 16%			
Device model	EP4CE22F17C6			
Family	Cyclone IV E			

2.1.15 Quartus diagrams

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies elements of the Quartus Tool that can help the design process. DELIVERABLES: Diagrams obtained in the tool.

a. Diagrams obtained by Quartus are presented.



Block diagram


SPI MASTER:SPI MASTER u0 SPI_MASTER_CLOCK_50 SPI_MASTER_MOSI_Out BB SYSTEM CLOCK 50 BB SYSTEM MOSI Out SPI_MASTER_MISO_Ir SPI_MASTER_SCK_Out BB_SYSTEM_MISO_In BB_SYSTEM_SCK_Out SPI_MASTER_RESET_InHigh SPI_MASTER_busy_Out BB_SYSTEM_RESET_InHigh BB_SYSTEM_busy_Out SPI MASTER data In[7..0] PI MASTER data Out[7..0] BB_SYSTEM_data_In[7..0] BB_SYSTEM_data_Out[7..0] SPI_MASTER_start_InHigh BB_SYSTEM_start_InHigh BB_SYSTEM_newData_Out







State machine diagram



2.1.16 Physical implementation

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student exposes a practical mode implementation to show the correct functionality of the core.

DELIVERABLES: Source codes and an abbreviated description of the way it was physically tested and the ports chosen as the I/O signals .

- a. The description is detailed at the point that can be recreated easily with the same features.
- b. All the source codes are included, even the ones detached to the HDL RTL codes.

To implement at physical level the Serial Peripheral Interface master, it was necessary to build another block shown below; this module is a counter, designed to increase by one as many times as a specific button is pressed. For this purpose, the total core had to be modified in terms of I/O signal ports and its connections between each other; the whole RTL source code can be consulted on the next online repository: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_MASTER/physical.

Additionally, the device which took the place of the slave peripheral, was an Arduino Nano board; thanks to its connection to a computer, it was possible to check into the Arduino IDE, the byte size values coming from the FPGA port assigned to MOSI. Correspondingly, a digital pin into the Arduino board was enable to be the MISO port and send data to an FPGA pin set as input; this configuration on the Arduino was possible thanks to the **SPI.h** library. Now, throughout an array of eight LED's, all the coming data bytes could be corroborated. Finally, the reset and start input signals, were allocated to a particular button as well.





```
PULSE COUNTER start Out,
      PULSE_COUNTER_data_Out,
PULSE_COUNTER_dataCounter_Out,
      ///////// INPUTS /////////
PULSE_COUNTER_CLOCK_50,
      PULSE_COUNTER_RESET_InHigh, PULSE_COUNTER_COUNT_InHigh,
 30
31
       PULSE\_COUNTER\_masterBusy\_InHigh
     // PARAMETER Declarations
    42
    localparam
                     State_COUNT = 3'b011;
44
    // /////// SIZES //////////
 46
     // PORT Declarations
 48
    input
input
              PULSE_COUNTER_RESET_InHigh;
PULSE_COUNTER_COUNT_InHigh;
    input
input
              PULSE_COUNTER_masterBusy_InHigh;
    // ////// FLAGS ////////
 58
60
     // REG/WIRE Declarations
    reg Start_Register;
// Data in terms of bytes
    reg [DATAWIDTH_BUS-1:0] Data_Register;
// Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;
     //////// SIGNALS /////////
    reg Start_Signal;
reg [DATAWIDTH_BUS-1:0] Data_Signal;
reg [STATE_SIZE-1:0] State_Signal;
     // STRUCTURAL Coding
     // INPUT LOGIC: Combinational
    always @(*)
      begin case (State_Register)
 81
           State_START:
State_Signal = State_IDLE;
 85
           State\_IDLE
              if (~PULSE_COUNTER_COUNT_InHigh)
                 State_Signal = State_LOAD;
 90
91
92
93
                 State_Signal = State_IDLE;
           State_LOAD:
              if (PULSE_COUNTER_COUNT_InHigh)
                State_Signal = State_COUNT;
 95
                State_Signal = State_LOAD;
              if (~PULSE_COUNTER_COUNT_InHigh & ~PULSE_COUNTER_masterBusy_InHigh)
    State_Signal = State_IDLE;
100
101
                 State_Signal = State_START;
103
104
105
            default: State_Signal = State_START;
         endcase
106
    // STATE REGISTER : Sequential always @(posedge PULSE_COUNTER_CLOCK_50, posedge PULSE_COUNTER_RESET_InHigh)
108
109
      begin
if (PULSE_COUNTER_RESET_InHigh)
           begin
Start_Register <= 1'b0;
              Data_Register <= {DATAWIDTH_BUS{1'b0}};
State_Register <= State_START;
114
116
117
         else
begin
118
```





```
Start Register <= Start Signal;
                Data_Register <= Data_Signal
                State_Register <= State_Signal;
123
124
         OUTPUTS
128
     // OUTPUT LOGIC: Combinational
     always @(*)
          case (State_Register)
             State_START:
                   Start_Signal = 1'b0;
Data_Signal = Data_Register;
139
             State IDLE:
                begin
  Start_Signal = 1'b0;
  Data_Signal = Data_Register;
141
143
145
             State LOAD:
                begin
  Start_Signal = 1'b0;
  Data_Signal = Data_Register;
147
149
150
151
             State COUNT:
152
153
154
155
                begin
Start Signal = 1'b1;
                   Data_Signal = Data_Register + 8'b00000001;
             default:
158
159
                begin
Start_Signal = 1'b0;
160
                   Data_Signal = Data_Register;
162
163
          endcase
164
165
     // OUTPUT ASSIGNMENTS
assign PULSE_COUNTER_start_Out = Start_Register;
     assign PULSE_COUNTER_data_Out = Data_Register;
assign PULSE_COUNTER_dataCounter_Out = Data_Register;
     endmodule
```

Archive 2.5: PB_SYSTEM.v

2.1.17 Results and learnt lessons

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student discusses the design process identifying options for improvement and future work

DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate and consistent).

- New specifications and applications of the work done (example: higher levels of complexity and uses in other contexts) are proposed.
- b. If the overall operating item is not achieved; identifies and argues the main reasons for non-functioning.
- Disciplinary language is accurate and appropriate, making use of grammatically correct phrases, without spelling errors.

The fact of Full Duplex transmission capacity, makes SPI standard a great protocol to implement in a particular scenery. Besides, its synchronicity allows to communicate with a peripheral at a frequency value as high as the device internal clock, taking into account though, the ceiling sequential limits the slave chips have.

It is necessary to mention the constraints this module has so far and the prospect IP core that can be implemented in the future. First, just one standard mode of operation was developed where **CPOL** = 1 and **CPHA** = 0, which was chosen because it is the most applied into the practice; second, the layout proposed, just can accept one slave at a time; and third, the **SCK** clock signal for the slave, was determined to be as a quarter of the system's clock.





2.2 Slave (S)

Below, the serial communication component **SPI Slave** (**S**) is presented, showing its protocol to send and to receive information. To consult the whole SPI slave core and its source codes, the next repository link can be followed: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_SLAVE

2.2.1 Component description

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student understands and proposes product specifications and restrictions. DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate, and consistent) that explain: constraints, specifications, and search and identification of contexts where that component is used.

- a. The description of the component is written in the student words, organized logically and clearly.
- The specifications and restrictions fully respond to the requested component, demonstrating originality and own contributions.
- c. The search and identification of contexts where this component is used is clear.
- d. Discipline language is accurate and appropriate, phrases are grammatically correct and there are no spelling errors.

The Serial Peripheral Interface slave, is the complement of the master, exposed in the last section, and it works as well sequentially with the **SCK** clock input from the mentioned adept. Last signal frequency is usually designated by the available working range into the slave, which is in most of the cases the chip with lower capacity; moreover, this clock is commonly a fraction of the systems clock, named **CLOCK RATIO** for this particular case.


A mutual agreement, related to the protocol operation mode, has to be granted before starting to transmit data. In detail, the parameters **CPOL** and **CPHA** need to be with equal values for both sides. The mode designed in this application, is with **CPOL** = 1 and **CPHA** = 0; nonetheless, it exists the possibility to adapt it for the remaining 3 modes. Last key point to cover are the voltage values that serve as the high and low logic levels; in the case of *DEO-Nano* where this component was developed, the values are 3.3V and 0V respectively.

2.2.2 Symbol

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student relates his component to a generic symbol usable in an architectural diagram. DELIVERABLES: Correct and complete diagram.

a. The symbol proposed to represent the component is based on symbols of a similar nature presented in the electronic component literature.







2.2.3 Port description

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student recognizes all the Input/Output (I/O) ports the module has. DELIVERABLES: A description of each I/O port signal where its type, size and initial state are enunciated.

- a. The whole I/O signal ports are explicitly described and it is easy to understand the functionality for each one into the core.
- b. It is clear for the input ports, what kind of signal has to be stimulated to get a correct performance.

I/O Ports description					
Name	Signal	Size	Initial	Description	
	type		state		
BB_SYSTEM_MISO_Out	Output	1	1	Transmitter signal designated to	
				carry the data to the master based	
				on the clock ratio set.	
BB_SYSTEM_newData_Out	Output	1	0	Boolean variable to notify of new	
				data ready to send to an external	
				module which require it.	
BB_SYSTEM_data_Out	Output	8	00000000	Data bus signal with 8 bit size	
				that carries the information com-	
	_			ing from the master.	
BB_SYSTEM_CLOCK_50	Input	1	-	Clock of the system with a de-	
				fault value of 50MHz.	
BB_SYSTEM_RESET_InHigh	Input	1	0	Reset signal in case of reload the	
	_			initial values for the module.	
BB_SYSTEM_SS_InLow	Input	1	1	Slave Select variable with the	
				commission to activate or to de-	
DD GVGTTV MOGV	T			activate the slave unit.	
BB_SYSTEM_MOSI_In	Input	1	1	Receiver signalin charge of tak-	
				ing the data from the master	
DD GWGEEN GGW I	T .	1		based on the clock ratio set.	
BB_SYSTEM_SCK_In	Input	1	-	Slave Clock set to be a fraction	
				lower than the system's clock;	
				this fraction is defined in terms	
DD CVCTEM data In	Lament	0	00000000	of a power 2 ratio.	
BB_SYSTEM_data_In	Input	8	00000000	Data in terms of bytes to trans-	
				mit.	

2.2.4 Black box diagram


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies input/output signals for the product. DELIVERABLES: Correct and complete diagram.

- a. There is full correspondence between the black box diagram and the functionality of the requested component.
- b. The black box diagram shows all input and output signals with their corresponding structured names (In/Out) and sizes (bit/bus).
- c. The black box diagram relates that component to the characterization diagram (test-bench).







2.2.5 Functionality

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student breaks down the problem into a set of steps that respond to the expected functionality.

DELIVERABLES: Equation / Truth Table / Macro-algorithm correct and complete according to component functionality.

a. The character equation and/or truth table and/or solution macro-algorithm correctly describes the functionality of the component and is properly represented by a detailed explanation where each step is less complex than the requested component.

© Characteristic equation

$$(MOSI_In)_{CLOCK_RATIO} \leftarrow data_In[0]$$

 $(MOSI_In)_{CLOCK_RATIO} \leftarrow data_In[1]$
...
 $(MOSI_In)_{CLOCK_RATIO} \leftarrow data_In[7]$

 $data_Out[7:0] <= (data_Out[7], data_Out[6], ..., data_Out[0])_{CLOCK_RATIO} <= MISO_Out[6], ..., data_Out[7:0] <= (data_Out[7:0])_{CLOCK_RATIO} <= MISO_Out[7:0]$

Truth table

INPUTS			OUT	FPUTS
RESET_In	SS_In	MOSI_In	MISO_Out	newData_Out
1	1	1	1	0
1	0	1	1	0
0	1	1	1	0
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1



Macro-algorithm



```
Algorithm 6: Slave unit S
 Data:
 RESET_In, SS_In, MOSI_In, SCK_In, [7:0] data_In
 Algorithm:
 MISO\_Out = 1
 newData\_Out = 0
 data_Out = 00000000
 SCKOld = 0
 counterBit = 0
 CLOCK\_RATIO = 4
 if not RESET_In:
   case state:
    IDLE:
      if SS_In:
        MISO\_Out = data\_In[7]
        state = EDGE
   EDGE:
      if not SCKOld and SCK_In:
        state = RISE\_EDGE
      else if SCKOld and not SCK_In:
        state = FALL\_EDGE
   RISE_EDGE:
      data_Out = [data_In[6:0], MOSI_In]
      counterBit += 1
      if counterBit == 7:
        state = NEW\_DATA
      else:
        state = EDGE
   NEW_DATA:
      counterBit = 0
      state = EDGE
   FALL_EDGE:
      MISO\_Out = data\_In[7]
      SCKOld = SCK\_In
      if SS_In:
        state = IDLE
      else:
        state = EDGE
   end case
 Results:
 MISO_Out, newData_Out, [7:0] data_Out
```



2.2.6 Reference model

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a reference model as function verification and control verification of RTL models, which can be constructed with software high level languages like C, C++, JavaScript, Python, etc. DELIVERABLES: Source codes.

- a. The description in software language has similar structure to the hardware language algorithm.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.
- c. The validation model verifies the consistency of the RTL modules by judging whether the two designs are equivalent and consistent.

The source code below, just depicts the function based on the SPI Slave White Box module. To consult the whole reference model, with the Black Box validation and the Simulation, it is necessary to visit the next online repository: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_SLAVE/reference.

```
# LIBRARIES Definition
     # Libraries required along the code
     import numpy as np
     np.set_printoptions(threshold = np.inf)
     #from SPI_SLAVE import
     # COMPLEMENTARY Function
                     to emulate binary add operation in 8 size vector
     def ADD_BIN (vector):
          x = np.uint8(1)

# Vector is passed to decimal scalar
15
          decV = np. array([vector[i]*2**(np. size(vector) - i - 1) for i in range(np. size(vector))])
          add = sum(decV) + 1

# The reverse process is done and passed to binary vector
binV = np. array([1 if add & (1 << (np.size(vector) - j - 1)) else 0 for j in range(np.size(vector))], dtype = '
18
21
          return binV
23
25
     # Function describing SPI serial communication protocol for slave peripherals def SPI_SLAVE_(SPI_SLAVE_CLOCK_50, SPI_SLAVE_RESET_InHigh, SPI_SLAVE_SS_InLow, SPI_SLAVE_MOSI_In,
27
28
                           SPI_SLAVE_SCK_In, SPI_SLAVE_data_In, DATAWIDTH_BUS, STATE_SIZE):
30
          # PARAMETER Declarations
31
32
33
34
35
           State_IDLE = np.uint8(0)
          State_EDGE = np. uint8 (1)
State_RISE_EDGE = np. uint8 (2)
State_NEW_DATA = np. uint8 (3)
State_FALL_EDGE = np. uint8 (4)
           #/////// SIZES /////////
41
42
43
           # PORT Declarations
44
45
           #////// OUTPUTS /////////
          SPI_SLAVE_MISO_Out = np.uint8(1)
SPI_SLAVE_newData_Out = np.uint8(0)
46
47
48
           SPI_SLAVE_data_Out = np.zeros(DATAWIDTH_BUS, dtype = 'uint8')
50
           # REG/WIRE Declarations
52
          global MISO_Register, NewData_Register, DataOut_Register, State_Register, SS_Register global MOSI_Register, SCK_Register, SCKOld_Register, Data_Register, BitCounter_Register
54
55
58
59
60
           # STRUCTURAL Coding
           # INPUT LOGIC: Combinational
          # Signals (D)

MOSI_Signal = SPI_SLAVE_MOSI_In

SS_Signal = SPI_SLAVE_SS_InLow

SCK_Signal = SPI_SLAVE_SCK_In

SCKOId_Signal = SCK_Register

Data_Signal = Data_Register

BitCounter_Signal = BitCounter_Register
62
63
64
65
66
          if State_Register == State_IDLE:
```





```
if SS_Register:
    State_Signal = State_IDLE
 71
72
                               BitCounter_Signal = 0
Data_Signal = SPI_SLAVE_data_In
 73
74
 75
                               State_Signal = State_EDGE
               elif State_Register == State_EDGE:
if not SCKOld_Register and SCK_Register:
    State_Signal = State_RISE_EDGE
elif SCKOld_Register and not SCK_Register:
 77
78
 79
 80
                       State_Signal = State_FALL_EDGE else:
 81
 82
 83
                               State_Signal = State_EDGE
               elif State_Register == State_RISE_EDGE:
    BitCounter_Signal = BitCounter_Register + 1
    Data_Signal = np.array([Data_Register[i] for i in range(0,7)])
Data_Signal = np.insert(Data_Signal,0,MOSI_Register,axis = 0)
if BitCounter_Register == DATAWIDTH_BUS-1:
    State_Signal = State_NEW_DATA
 85
 86
 87
 88
 89
                       else
 91
                               State_Signal = State_EDGE
 94
               elif State_Register == State_NEW_DATA:
                       State_Signal = State_EDGE
BitCounter_Signal = 0
 95
                       Data_Signal = SPI_SLAVE_data_In
 97
 99
               elif State_Register == State_FALL_EDGE:
                       if SS_Register:
                              State_Signal = State_IDLE
101
                               State Signal = State EDGE
103
105
                       State_Signal = State_IDLE
108
109
110
               # OUTPUT LOGIC: Combinational
111
               # Signals (D)
MISO_Signal = MISO_Register
112
113
               NewData_Signal = NewData_Register
DataOut_Register = DataOut_Register
114
115
               if State_Register == State_IDLE:
    MISO_Signal = Data_Register[7]
    NewData_Signal = np.uint8(0)
    DataOut_Signal = DataOut_Register
118
120
               elif State_Register == State_EDGE:

MISO_Signal = MISO_Register

NewData_Signal = np.uint8(0)

DataOut_Signal = DataOut_Register
122
123
124
                       f State_Register == State_RISE_EDGE:
MISO_Signal = MISO_Register
NewData_Signal = np.uint8(0)
DataOut_Signal = DataOut_Register
128
129
130
132
               elif State Register == State NEW DATA:
                       MISO_Signal = MISO_Register
NewData_Signal = np. uint8(1)
DataOut_Signal = Data_Register
134
135
               elif State_Register == State_FALL_EDGE:

MISO_Signal = Data_Register[7]

NewData_Signal = np. uint8(0)

DataOut_Signal = DataOut_Register
137
138
139
140
142
                       MISO_Signal = np.uint8(1)
NewData_Signal = np.uint8(0)
DataOut_Signal = DataOut_Register
143
144
145
147
                  STATE REGISTER
               if SPI_SLAVE_CLOCK_50:
148
149
150
                       if SPI_SLAVE_RESET_InHigh:
                               NH_SLAVE_REBEI_INHIGH:
MISO_Register = np. uint8(1)
NewData_Register = np. uint8(0)
DataOut_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
State_Register = State_IDLE;
151
152
153
154
                               SS_Register = np.uint8(1)
MOSI_Register = np.uint8(1)
155
156
                               SCK_Register = np. uint8 (0)
SCKOld_Register = np. uint8 (0)
Data_Register = np. zeros (DATAWIDTH_BUS, dtype = 'uint8')
BitCounter_Register = 0
157
158
159
160
161
                               .
MISO_Register = MISO_Signal
                               NewData_Register = NewData_Signal
DataOut_Register = DataOut_Signal
163
```





```
165 State_Register = State_Signal
166 SS_Register = SS_Signal
167 MOSI_Register = MOSI_Signal
168 SCK_Register = SCK_Signal
169 SCKOId_Register = SCK_Signal
170 Data_Register = Data_Signal
171 BitCounter_Register = BitCounter_Signal
172 # OUTPUT ASSIGNMENTS
173 # OUTPUT ASSIGNMENTS
174 SPI_SLAVE_MISO_Out = MISO_Register
175 SPI_SLAVE_newData_Out = NewData_Register
176 SPI_SLAVE_data_Out = DataOut_Register
177 return SPI_SLAVE_MISO_Out, SPI_SLAVE_newData_Out, SPI_SLAVE_data_Out
```

Archive 2.6: REF_SYSTEM.py

2.2.7 HDL: Black box

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by
   //# the Free Software Foundation, version 3 of the License
   //# This program is distributed in the hope that it will be useful, 
//# but WITHOUT ANY WARRANIY; without even the implied warranty of 
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
   //# GNU General Public License for more details
   // MODULE Definition
   module BB_SYSTEM (
     BB_SYSTEM_MISO_Out,
     BB_SYSTEM_newData_Out,
BB_SYSTEM_data_Out,
     BB_SYSTEM_CLOCK_50,
     BB_SYSTEM_RESET_InHigh,
BB_SYSTEM_SS_InLow,
BB_SYSTEM_MOSI_In,
BB_SYSTEM_SCK_In,
     BB_SYSTEM_data_In
   // PARAMETER Declarations
   // Data width of the imput bus
parameter DATAWIDTH_BUS = 8;
// Size for the states needed into the protocol
parameter STATE_SIZE = 3;
46
   // PORT Declarations
48
   // ////// OUTPUTS //////////
   output BB_SYSTEM_MISO_Out;
   output BB_SYSTEM_newData_Out;
            [DATAWIDTH_BUS-1:0] BB_SYSTEM_data_Out;
   output
              /// INPUTS //////////
            BB_SYSTEM_CLOCK_50;
   input
   input
input
            BB\_SYSTEM\_RESET\_InHigh;\\BB\_SYSTEM\_SS\_InLow;
   input
input
            BB SYSTEM MOSI In:
            BB_SYSTEM_SCK_In;
[DATAWIDTH_BUS-1:0] BB_SYSTEM_data_In;
```





Archive 2.7: BB_SYSTEM.v

2.2.8 Test vector definition

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student proposes a strategy to validate the functionality of the product. DELIVERABLES: Clear selection strategies. Clear explanation of operation.

a. Test vectors are selected by describing an explicit and clearly defined strategy in a paragraph, and these vectors allow you to fully verify functionality.

TEST VECTOR INPUTS					
RESET_In	SS_In	MOSI_In	SCK_In	data_In	
1	1	1	1	00000000	
0	1	1	0	00000000	
0	0	1	1	00110000	
0	0	0	0	00110000	
0	0	0	1	00110000	
0	0	1	0	00110000	
0	0	1	1	00110000	
0	0	1	0	00110000	
0	0	1	1	00110000	
0	0	0	0	00110000	
0	0	0	1	00110000	
0	0	1	0	00110000	
0	0	1	1	00110000	
0	0	0	0	00110000	
0	0	0	1	00110000	
0	0	1	0	00110000	
0	0	1	1	00110000	
0	0	0	0	00110000	
0	0	0	1	00110001	
0	0	1	0	00110001	
0	0		1		

The test vectors are composed first, by the reset input; second, by the SS signal, with the aim to enable or not the slave module exchanging information with the master; third, by the MOSI input, with the mission to receive the eventual information from the opposite side; fourth, is the





SCK clock signal, which manage the rate to process the leaving and coming data; and fifth, the data input take place, in charge of the bytes an external module ask to transmit. The subsequent values are set to this data input which has the size of a byte (8 bits); these values are related with the ASCII (American Standard Code for Information Interchange) table and coincide to the characters: '0', '1', '2', '3', ...,'9'; 'a', 'b', 'c', ...,'j'.

2.2.9 HDL: Test vectors

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

```
//# Copyright (C) 2018. F.E. Segura Quijano (FES) fsegura@uniandes.edu.co
//# Copyright (C) 2020. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
//# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
//# This program is distributed in the hope that it will be useful, 
//# but WITHOUT ANY WARRANIY; without even the implied warranty of 
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
//# GNU General Public License for more
//# You should have received a copy of the GNU General Public License //# along with this program. If not, see <a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>
MODULE Definition
    Escala de tiempo
'timescale 1 ns/1:
module TB_SYSTEM();
     Parameter (May differ for physical synthesis)
/// General purpose registers
reg eachvec;
parameter TCK = 20; // Clock period in ns
parameter CLK_FREQ = 1000000000 / TCK; // Frequency in HZ
parameter DATAWIDTH_BUS = 8;
   parameter CLOCK_RATIO = 4000; // CLOCK_RATIO = 1/16th (2^4 = 16 CLOCK cycles)
// Test vector input registers
    INTERNAL WIRE/REG Declarations
  wire TB_SYSTEM_MISO_Out;
wire TB_SYSTEM_newData_Out;
wire [DATAWIDTH_BUS-1:0] TB_SYSTEM_data_Out;
// Reg (INPUTS)
  reg TB_SYSTEM_CLOCK_50;
reg TB_SYSTEM_RESET_InHigh;
  reg TB_SYSTEM_SS_InLow
reg TB_SYSTEM_MOSI_In;
  reg TB_SYSTEM SCK In
  reg [DATAWIDTH_BUS-1:0] TB_SYSTEM_data_In;
BB_SYSTEM BB_SYSTEM_u0 (
// Port map - connection between master ports and signals/registers
///////// OUTPUTS /////////
    BB_SYSTEM_MISO_Out(TB_SYSTEM_MISO_Out)
    BB SYSTEM newData Out (TB SYSTEM newData Out) .
    BB_SYSTEM_data_Out(TB_SYSTEM_data_Out),
         ///// INPUTS
    BB_SYSTEM_CLOCK_50(TB_SYSTEM_CLOCK_50)
   . BB\_SYSTEM\_RESET\_InHigh (TB\_SYSTEM\_RESET\_InHigh) \ , \\ BB\_SYSTEM\_SS\_InLow (TB\_SYSTEM\_SS\_InLow) \ , \\
    BB SYSTEM MOSI In (TB SYSTEM MOSI In).
    BB_SYSTEM_data_In(TB_SYSTEM_data_In)
```





```
initial
         begin
// Code that executes only once
// Insert code here --> begin
            TB_SYSTEM_CLOCK_50 <= 0;
TB_SYSTEM_SCK_In <= 1;
         $display("Running testbench");
        always
// Optional sensitivity list
// @(Event1 or event2 or .... eventn)
#(TCK/2) TB_SYSTEM_CLOCK_50 <= ~ TB_SYSTEM_CLOCK_50;</pre>
 80
 82
83
 86
             #(16*(TCK/2)) TB_SYSTEM_SCK_In <= ~ TB_SYSTEM_SCK_In;
         initial begin
 88
               Code executes for every event on sensitivity list
 90
         // Insert code here --> begin
 92
                                TB_SYSTEM_RESET_InHigh <= 1'b1; TB_SYSTEM_SS_InLow <= 1'b1; TB_SYSTEM_MOSI_In <= 1'b1; TB_SYSTEM_data_In
 93
              \#(16*TCK) \ TB\_SYSTEM\_RESET\_InHigh <= 1'b0; \ TB\_SYSTEM\_SS\_InLow <= 1'b1; \ TB\_SYSTEM\_MOSI\_In <= 1'b1;
             TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b1; TB_SYSTEM_MOSI_In <= 1'b1;
TB_SYSTEM_data_In <= 8'b00110000;
 95
 96
              \#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSL_In <= 1'b1;
                     TB_SYSTEM_data_In <= 8'b00110000;
             \#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
 98
             TB_SYSTEM_data_In <= 8 'b00110000; #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
 99
              TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
100
              TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
101
             TB_SYSTEM_data_In <= 8 b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
102
              TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
103
              TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
104
              TB_SYSTEM_data_In <= 8'b00110000;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
105
                      TB_SYSTEM_data_In <= 8'b00110000;
107
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
                      TB_SYSTEM_data_In <= 8'b00110001;
109
              #(16*8*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
              TB_SYSTEM_data_In <= 8'b00110001;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
110
              TB_YSTEM_data_In <= 8'b00110001;
#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
                      TB SYSTEM data In <= 8'b00110001:
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
                      TB SYSTEM data In <= 8'b00110001;
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1; TB_SYSTEM_data_In <= 8'b00110001;
              \#(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
114
                      TB SYSTEM data In <= 8'b00110001;
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM data In <= 8'b00110001;
              #(16*TCK) TB_SYSTEM_RESET_InHigh <=
                                                                                                 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
116
                      TB SYSTEM data In <= 8'b00110001:
             #(16*TCK) TB SYSTEM RESET InHigh <= 1'b0; TB SYSTEM SS InLow <= 1'b0; TB SYSTEM MOSI In <= 1'b1;
118
                      TB_SYSTEM_data_In <= 8'b00110010;
              #(16*8*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0;
120
                      TB SYSTEM data In <= 8'b00110010:
             #(16*TCK) TB_SYSTEM_RESET_InHigh <= :
TB_SYSTEM_data_In <= 8'b00110010;
                                                                                                : 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
121
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= TB_SYSTEM_data_In <= 8'b00110010;
                                                                                                1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1;
123
              #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM_data_In <= 8'b00110010;
             #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b1; TB_SYSTEM_data_In <= 8'b00110010; #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM_data_In <= 8'b00110010; #(16*TCK) TB_SYSTEM_data_In <= 8'b00110010; #(16*TCK) TB_SYSTEM_DATA_NOSI_IN <= 1'b0; TB
124
             #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM_data_In <= 8'b00110010; #(16*TCK) TB_SYSTEM_RESET_InHigh <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM_NESET_INHIGH <= 1'b0; TB_SYSTEM_SS_InLow <= 1'b0; TB_SYSTEM_MOSI_In <= 1'b0; TB_SYSTEM_NESET_INHIGH <= 1'b0; TB_SYSTEM_SS_INLow <= 1'b0; TB_SYSTEM_MOSI_IN <= 1'b0; TB_SYSTEM_SS_INLOW <= 1'b0; 
126
                      TB_SYSTEM_data_In <= 8'b00110010;
              //#(TCK*10000) $finish;
         @eachvec;
130
         $finish;
         // --> end
133 end
```





134 endmodule

Archive 2.8: TB_SYSTEM.vt

2.2.10 White box diagram


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student makes a diagram of sub-components, signals and interconnections and makes a description of each sub-component.

DELIVERABLES: Diagram of sub-components, signals and interconnections, description of component to component to component.

- a. The white box diagram is correct and corresponds to the requested component.
- b. All internal and input/output signals with their corresponding structured names (In/Out) and sizes (Bit/Bus) are displayed for all internal system components.
- c. The white box diagram corresponds to an efficient solution in terms of resources, number of blocks and elements and solution algorithm. Internal components are less complex than those with higher hierarchy.
- d. A description (what is and how it works) of each of the constituent components of the requested component is presented, describing its signals.

For this specific case, the input/output ports match with the higher module into the hierarchical design.



2.2.11 HDL: White box

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.





```
// MODULE Definition
        module SPI_SLAVE #(parameter DATAWIDTH_BUS = 8, parameter STATE_SIZE = 3)(
//////// OUTPUTS ////////
SPI_SLAVE_MISO_Out,
            SPI_SLAVE_newData_Out,
SPI_SLAVE_data_Out,
SPI_SLAVE_data_Out,
///////// INPUTS /////////
SPI_SLAVE_CLOCK_50,
 26
27
             SPI_SLAVE_RESET_InHigh, SPI_SLAVE_SS_InLow,
             SPI_SLAVE_MOSI_In , SPI_SLAVE_SCK_In ,
             SPI_SLAVE_data_In
         // PARAMETER Declarations
 38
 40
         // ////// STATES /////////
                                       State_IDLE = 3'b000;

State_EDGE = 3'b001;

State_RISE_EDGE = 3'b010;

State_NEW_DATA = 3'b101;

State_FALL_EDGE = 3'b100;
         localparam
         localparam
localparam
        localparam
localparam
 45
         ///////////// SIZES //////////
 46
 48
 49
50
         // PORT Declarations
        SPI_SLAVE_RESET_InHigh;
SPI_SLAVE_SS_InLow;
         input
         input
         input
                          SPI_SLAVE_MOSI_In;
SPI_SLAVE_SCK_In;
 60
         input
         input Sri_SLAVE_SCA_III;
input [DATAWIDTH_BUS—1:0] SPI_SLAVE_data_In;
////////// FLAGS //////////
 62
 64
 65
66
         // REG/WIRE Declarations
         ///////// REGISTERS //////////
// Master Input Slave Output data transmitter
 67
 69
        reg MISO_Register;
// Boolean variable to inform of new data
       // Boolean variable to inform of new data
reg NewData_Register;
// Byte size register with the data to send to the master
reg [DATAWIDTH_BUS-1:0] DataOut_Register;
// Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;
// Shift Slave variable that points out if the master allows data transmission
reg SS_Register;
// Master Output Slave Input data transmitter
reg MOSI Register:
       // Master Output Slave Input data transmitter
reg MOSI_Register;
// Clock signal that synchronizes the Master and Slave modules
reg SCK_Register;
// Value inmediately prior to SCK signal
reg SCKOld_Register;
// Data in terms of bytes comming from the master
reg [DATAWIDTH_BUS-1:0] Data_Register;
// Counter for the number of bits carried out so far
reg [2:0] BitCounter_Register;
////////////////////////
reg MISO_Signal;
reg NewData_Signal;
reg [DATAWIDTH_BUS-1:0] DataOut_Signal;
reg [STATE_SIZE-1:0] State_Signal;
reg SS_Signal;
        reg SS_Signal;
reg MOSI_Signal;
reg SCK_Signal;
reg SCKOld_Signal;
reg [DATAWIDTH_BUS-1:0] Data_Signal;
 94
 95
 96
 98
        reg [2:0] BitCounter_Signal;
100
              STRUCTURAL Coding
101
102
         // INPUT LOGIC: Combinational
103
104
         always @(*)
            begin

// To init registers

MOSI_Signal = SPI_SLAVE_MOSI_In;

SS_Signal = SPI_SLAVE_SS_InLow;

SCK_Signal = SPI_SLAVE_SCK_In;

SCK_Old_Signal = SCK_Register;
105
106
107
108
109
                  SCKOld_Signal = SCK_Register;
Data_Signal = Data_Register;
112
113
                  BitCounter\_Signal = BitCounter\_Register;
```





```
case (State_Register)
State_IDLE:
115
116
                           begin
if (SS_Register)
117
118
                                    begin
State_Signal = State_IDLE;
BitCounter_Signal = 3'b000;
119
120
121
122
                                          Data_Signal = SPI_SLAVE_data_In;
                                     end
123
124
125
                                else
                                    State_Signal = State_EDGE;
                           end
126
127
128
                       State\_EDGE:
                           begin

if (!SCKOld_Register && SCK_Register)

State_Signal = State_RISE_EDGE;

else if (SCKOld_Register && !SCK_Register)

State_Signal = State_FALL_EDGE;
129
130
                                     State_Signal = State_EDGE;
                            end
                      State_RISE_EDGE:
                                BitCounter_Signal = BitCounter_Register + 1'bl;
Data_Signal = {Data_Register [6:0], MOSI_Register};
if (BitCounter_Register == DATAWIDTH_BUS-1)
    State_Signal = State_NEW_DATA;
141
143
                                     State_Signal = State_EDGE;
145
147
                      State NEW DATA:
                          begin
State_Signal = State_EDGE;
BitCounter_Signal = 3'b000;
Data_Signal = SPI_SLAVE_data_In;
149
150
151
152
153
154
155
                       State_FALL_EDGE :
                          begin
if (SS_Register)
State_Signal = State_IDLE;
156
159
                                     State_Signal = State_EDGE;
160
161
162
163
                       default: State_Signal = State_IDLE;
164
165
        // STATE REGISTER : Sequential always @(posedge SPI_SLAVE_CLOCK_50, posedge SPI_SLAVE_RESET_InHigh)
166
             begin
if (SPI_SLAVE_RESET_InHigh)
168
169
                    f (SPI_SLAVE_RESET_InHign)
begin

MISO_Register <= 1'b1;

NewData_Register <= 1'b0;

DataOut_Register <= {DATAWIDTH_BUS{1'b0}};

State_Register <= State_IDLE;

SS_Register <= 1'b1;

MOSI_Register <= 1'b1;

SCK_Register <= 1'b0;

SCKOId_Register <= 1'b0;

Data_Register <= {DATAWIDTH_BUS{1'b0}};

BitCounter_Register <= 3'b000;
end
170
174
175
176
177
178
180
182
183
184
                     lse
begin
MISO_Register <= MISO_Signal;
NewData_Register <= NewData_Signal;
DataOut_Register <= DataOut_Signal;
State_Register <= State_Signal;
SS_Register <= SS_Signal;
MOSI_Register <= MOSI_Signal;
SCK_Register <= SCK_Signal;
SCK_Register <= SCK_Signal;
Data_Register <= SCKOld_Signal;
Data_Register <= Data_Signal;
BitCounter_Register <= BitCounter_Signal;
end</pre>
185
186
188
189
190
192
193
194
195
196
197
198
199
         // OUTPUTS
201
         // OUTPUT LOGIC: Combinational
         always @(*)
            begin
// To init registers
// MISO_Signal = MISO_Register;
// NewData_Signal = NewData_Register;
// DataOut_Signal = DataOut_Register;
203
205
207
```





```
case (State_Register)
State_IDLE:
210
211
                        MISO_Signal = Data_Register [7];
NewData_Signal = 1'b0;
DataOut_Signal = DataOut_Register;
212
213
214
215
216
217
                 State EDGE:
                    begin
MISO_Signal = MISO_Register;
218
219
220
221
                        NewData_Signal = 1'b0;
DataOut_Signal = DataOut_Register;
222
223
224
225
                 State_RISE_EDGE:
                        MISO_Signal = MISO_Register;
NewData_Signal = 1'b0;
DataOut_Signal = DataOut_Register;
226
227
228
230
231
232
233
                 State_NEW_DATA:
                    begin
MISO_Signal = MISO_Register;
234
                        NewData_Signal = 1'b1;
DataOut_Signal = Data_Register;
235
236
238
                 State FALL EDGE:
                        MISO_Signal = Data_Register[7];
NewData_Signal = 1'b0;
DataOut_Signal = DataOut_Register;
240
245
246
                    begin

MISO_Signal = 1'b1;

NewData_Signal = 1'b0;
247
248
249
250
                        DataOut_Signal = DataOut_Register;
                    end
251
             endcase
252
          end
       // OUTPUT ASSIGNMENTS
       assign SPI_SLAVE_MISO_Out = MISO_Register;
assign SPI_SLAVE_newData_Out = NewData_Register;
257
       assign SPI_SLAVE_data_Out = DataOut_Register;
       endmodule
```

Archive 2.9: WB_SYSTEM.v

2.2.12 HDL: Blocks

OUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies the basic elements of a project in the tool as well as the basic elements of the HDL language.

DELIVERABLES: Source codes.

- a. The description in hardware languages is correct and corresponds to the requested component.
- b. Complete documentation is included to structure and/or understand the code clearly (language indentation and syntax), correctly and appropriately naming all relevant signals, variables, and other elements.

From this particular case, there's no elements of lower hierarchy.

2.2.13 Temporal simulation

QUALITY PRODUCTS

PEDAGOGICAL OBJECTIVE: The student relates the functionality according to the proposed specifications with various types of tests.

DELIVERABLES: Functionality according to the proposed specifications and in various types of tests.


a. Simulation results are presented for the requested product, explaining three or more operating cases on the simulation diagram. The simulation contains markers on the graph that indicate specific situations of the prototype.

Below is a diagram of what is expected to be obtained from the system. In this, despite the test vector layout includes an important quantity of bytes to transmit, the next diagram just cover






a few data frames that exemplify the whole protocol procedure, which is the mayor purpose for this section.



On the other hand, the time diagram obtained in Altera's Quartus simulation tool is presented. In this case, we can check how it matches with what is expected, with only variations on MISO and MOSI ports due to the test performed for more bytes in this case. It is very important to highlight the sequential compound of this component, the 50MHz clock, which because of the very high frequency over the remaining signals, is depicted as a bold line.



2.2.14 Resource utilization

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student lists the resources used to build the module. DELIVERABLES: A specific amount of resources in terms of quantity and percentage are presented.

a. All the elements required for the module, as can be registers, logic gates and pins are enumerated. Besides, an explicit specification of the FPGA model used, is pointed out.





RESOURCE ELEMENT UTILIZATION					
Element	Amount Percentage (Over total)				
Logic gates	32	< 1%			
Registers	30 -				
Pins	23 15%				
Device model	EP4CE22F17C6				
Family	Cyclone IV E				

2.2.15 Quartus diagrams


QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student identifies elements of the Quartus Tool that can help the design process. DELIVERABLES: Diagrams obtained in the tool.


a. Diagrams obtained by Quartus are presented.

(9)

Block diagram



State machine diagram



2.2.16 Physical implementation

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student exposes a practical mode implementation to show the correct functionality of the core.

DELIVERABLES: Source codes and an abbreviated description of the way it was physically tested and the ports chosen as the I/O signals.

- a. The description is detailed at the point that can be recreated easily with the same features.
- b. All the source codes are included, even the ones detached to the HDL RTL codes.

To implement at physical level the Serial Peripheral Interface slave, it was necessary to build another block shown below; this module is a counter, designed to increase by one as many times





as a specific button is pressed. For this purpose, the total core had to be modified in terms of I/O signal ports and its connections between each other; the whole RTL source code can be consulted on the next online repository: https://github.com/favioacostad/SPI_IP_Core/tree/main/PJRO_SPI_SLAVE/physical.

Likewise, the device which took the place of the master module, was an Arduino Nano board; thanks to its connection to a computer, it was possible to check into the Arduino IDE, the byte size values coming from the FPGA port assigned to MISO. By the same token, a digital pin into the Arduino board was enable to be the MOSI port and send data to an FPGA pin, set as input, by following the SCK rate similarly interconnected; this configuration on the Arduino was possible thanks to the **SPI.h** library. Now, throughout an array of eight LED's, all the coming data bytes could be corroborated. Finally, the reset and SS enable input signals, were allocated to a particular button as well.

```
//# Copyright (C) 2018. F.E. Segura Quijano (FES) fsegura@uniandes.edu.co
//# Copyright (C) 2020. F.A. Acosta David (FAD) fa.acostad@uniandes.edu.co
//# This program is free software: you can redistribute it and/or modify //# it under the terms of the GNU General Public License as published by //# the Free Software Foundation, version 3 of the License.
//# This program is distributed in the hope that it will be useful,
//# but WITHOUT ANY WARRANTY; without even the implied warranty
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t
//# GNU General Public License for more details
MODULE Definition
module PULSE_COUNTER #(parameter DATAWIDTH_BUS = 8, parameter STATE_SIZE = 3)(
               OUTPUTS /////////
  PULSE_COUNTER_data_Out ,
  PULSE COUNTER dataCounter Out
  PULSE COUNTER CLOCK 50.
  PULSE COUNTER_COUNT_InHigh,
  PULSE_COUNTER_SS_InLow
  PULSE COUNTER slaveNewData InHigh
 // PARAMETER Declarations
// ////// STATES /////////
                State_ENABLE = 3'b000;
State_IDLE = 3'b001;
State_LOAD = 3'b010;
localparam
                State_COUNT = 3'b011;
localparam
// /////// SIZES /////////
// PORT Declarations
// ////// OUTPUTS //////////
         [DATAWIDTH_BUS-1:0] PULSE_COUNTER_data_Out;
[DATAWIDTH_BUS-1:0] PULSE_COUNTER_dataCounter_Out;
output
output
///////
           /// INPUTS ///
         PULSE COUNTER CLOCK 50:
         PULSE_COUNTER_RESET_InHigh;
input
         PULSE_COUNTER_COUNT_InHigh; PULSE_COUNTER_SS_InLow;
input PULSE_COUNTER_slaveNev
         PULSE COUNTER slaveNewData InHigh:
// REG/WIRE Declarations
// ////// REGISTERS /////////
// Boolean variable to inform new data can be sent
reg Enable_Register;
// Data in terms of
reg Enable_Register;
// Data in terms of bytes
reg [DATAWIDTH_BUS-1:0] Data_Register;
// Current state of the protocol
reg [STATE_SIZE-1:0] State_Register;
```





```
reg Enable_Signal;
reg [DATAWIDTH_BUS-1:0] Data_Signal;
reg [STATE_SIZE-1:0] State_Signal;
         STRUCTURAL Coding
     // INPUT LOGIC: Combinational
     always @(*)
 81
       begin
  // To init registers
  Enable_Signal = PULSE_COUNTER_SS_InLow;
 84
85
          case (State_Register)
            State_ENABLE:
if (Enable_Register)
 86
87
88
                  State_Signal = State_ENABLE;
                  State_Signal = State_IDLE;
 90
91
92
93
             State_IDLE:
               if (~PULSE_COUNTER_COUNT_InHigh)
94
                  State_Signal = State_LOAD;
95
96
                  State_Signal = State_IDLE;
            State_LOAD:
98
               if (PULSE_COUNTER_COUNT_InHigh)
100
                  State_Signal = State_COUNT;
                  State_Signal = State_LOAD;
102
            State COUNT:
104
               ate_COUNTER_COUNTER_COUNT_InHigh && PULSE_COUNTER_slaveNewData_InHigh)
State_Signal = State_IDLE;
105
106
107
108
                  State_Signal = State_ENABLE;
109
110
             default: State_Signal = State_ENABLE;
     // STATE REGISTER : Sequential
     always \ @(posedge \ PULSE\_COUNTER\_CLOCK\_50, \ posedge \ PULSE\_COUNTER\_RESET\_InHigh)
116
       begin
          if (PULSE_COUNTER_RESET_InHigh)
            Enable_Register <= 1'b1;
Data_Register <= {DATAWIDTH_BUS{1'b0}};
State_Register <= State_ENABLE;
119
120
122
123
124
            begin
  Enable_Register <= Enable_Signal;</pre>
               Data_Register <= Data_Signal;
State_Register <= State_Signal;
129
            end
         OUTPUTS
134
135
     // OUTPUT LOGIC: Combinational
     always @(*)
       begin
          case (State_Register)
State_ENABLE:
139
140
141
               Data_Signal = Data_Register;
142
143
            State\_IDLE:
               Data_Signal = Data_Register;
145
            State LOAD:
146
               Data_Signal = Data_Register;
147
148
            State COUNT:
149
               Data_Signal = Data_Register + 8'b00000001;
150
151
             default: Data_Signal = Data_Register;
152
153
       endcase
end
154
     // OUTPUT ASSIGNMENTS
assign PULSE_COUNTER_data_Out = Data_Register;
assign PULSE_COUNTER_dataCounter_Out = Data_Register;
    endmodule
```

Archive 2.10: PB_SYSTEM.v



2.2.17 Results and learnt lessons

QUALITY PRODUCT:

PEDAGOGICAL OBJECTIVE: The student discusses the design process identifying options for improvement and future work

DELIVERABLES: Contains a maximum of two paragraphs (clear, accurate and consistent).

- New specifications and applications of the work done (example: higher levels of complexity and uses in other contexts) are proposed.
- b. If the overall operating item is not achieved; identifies and argues the main reasons for non-functioning.
- Disciplinary language is accurate and appropriate, making use of grammatically correct phrases, without spelling errors.

To deal with the SPI communication protocol, there's no need to check the data frame format, because the standard itself only allows the 8 data bits without start/end bits or parity error detection bits; this can be an advantage, regarding the compatibility among chips. Even though, SPI depends on the **CPOL** and **CPHA** operation modes which are related with the SCK clock signal, and on the contrary, can diminish the compatibility mentioned.

In the light of adopting a multi slave architecture, first is necessary to set up a configuration with multiple SS signals wired to each slave or, on the other hand, one SS signal connected through a Daisy chain mechanism. Last implementations suggest a minimum amount of changes to the core already developed.

