

SPEAR3 RF System

Legacy System Architecture

Document ID	Doc L
Revision	R0
Status	Draft
Author	Faya Wang
Reviewer	Jim Sebek and others
Classification	Tier 2 — Legacy System and Operational Reference
Affiliation	SSRL, SLAC National Accelerator Laboratory
Date	29 September 2026

This document records the pre-upgrade configuration of the SPEAR3 RF station from the original drawings, publications, engineering records and legacy code. The Open Items register lists the points that still require investigation. The document is ready for review.

Contents

Revision History	9
Open Items — Still To Be Confirmed	9
Document Scope and Provenance	10
I SYSTEM OVERVIEW	11
1 Introduction and Purpose	11
2 System Architecture Overview	11
2.1 Top-Level System Block Diagram	11
2.2 Control Boundaries	11
3 Physical Layout and Locations	13
4 Key System Parameters	17
4.1 RF System Parameters	17
4.2 HVPS Parameters	18
4.3 Operating Point (June 2020)	18
II RF SIGNAL CHAIN	20
5 LLRF Controller (VXI System)	20
5.1 Overview	20
5.2 VXI Crate Layout and Module Inventory	20
5.3 CLK (Clock and RF Reference Distribution) Module	22
5.4 RFP (RF Processor) Module — Heart of the LLRF	25
5.5 IQA (IQ/Amplitude Detector) Modules	25
5.6 ARC Interlock Module (AIM)	26
5.7 Feedback Loop Architecture	27
5.8 Communication Architecture	28
6 Klystron and Drive System	28
6.1 Klystron	28
6.2 Drive Amplifier	29
7 Waveguide Distribution Network	30
7.1 Network Topology	30
7.2 Monitored RF Signals	32
8 RF Cavities and Tuner Assemblies	34
8.1 Cavity Specifications	34
8.2 Tuner Mechanical Assembly	34

III	POWER SYSTEMS	40
9	High-Voltage Power Supply — Power Section	40
9.1	Architecture Overview	40
9.2	Power Conversion Chain	40
9.3	Key Component Specifications	40
9.4	Monitoring Signals (B514 → B118)	43
9.5	Stored Energy and Discharge Times	44
9.6	Control Power and Trigger Pulses	46
10	HVPS Control System (B118)	53
10.1	Overview	53
10.2	SLC-500 PLC Hardware Configuration	56
10.3	Control Functions	57
10.4	Analog Regulation	58
10.5	Terminal Strips and External Connections	59
11	Enerpro SCR Firing System	60
11.1	Overview	60
11.2	Current Hardware	60
11.3	Phase References	62
11.4	Legacy vs. Upgrade Firing Board	63
12	Arc Protection and Crowbar System	64
12.1	Four-Layer Protection Architecture	64
12.2	Klystron Arc Energy Budget	64
IV	PROTECTION AND SAFETY SYSTEMS	65
13	Personnel Protection System (PPS) Interface	65
13.1	Overview	65
13.2	Legacy PPS Chain 1: HV Contactor	65
13.3	Legacy PPS Chain 2: Ross Grounding Switch	67
13.4	Identified Issues	67
13.5	Relay Chain Details (Contactor Disconnect Panel)	67
13.6	PPS Dual-Chain Interaction and Roles	70
14	RF Machine Protection System (MPS)	70
14.1	Overview	70
14.2	Hardware Evolution	71
14.3	Protection Functions	71
14.4	MPS Wiring	71
15	Interlock Architecture and Signal Chain	72
15.1	Overview	72
15.2	Interlock Chassis	72
15.3	Complete Trip Chain	72

V	CONTROL SOFTWARE AND INSTRUMENTATION	75
16	EPICS IOC and SNL Software Architecture	75
16.1	IOC Platform	75
16.2	rf_states.st — Master Station State Machine	75
16.3	rf_hvps_loop.st — HVPS Supervisory Control	76
16.4	rf_tuner_loop.st — Cavity Tuner Control	76
16.5	rf_dac_loop.st — Drive/Gap Voltage DAC Control	76
16.6	rf_calib.st — Calibration Sequences	76
16.7	rf_msgs.st — Message Logging	76
17	Tuner Control System	76
17.1	Configuration Currently in Service	76
17.2	Planned Upgrade Configuration (not yet installed)	77
17.3	Tuner Motion Parameters	77
18	Diagnostics, Calibration and Monitoring	79
18.1	RF Signal Monitoring	79
18.2	HVPS Monitoring	79
18.3	Fault Recording	79
18.4	Calibration Data	80
18.5	Fault Data Availability and Analysis	80
VI	INTEGRATION AND LEGACY CONSIDERATIONS	82
19	Cabling and Interconnections	82
19.1	Major Cable Runs	82
19.2	Connector Types	82
20	Known Issues	82
20.1	Critical Issues	82
20.2	Operational Workarounds	83
A	Source Document Reference Index	84
A.1	Published Papers and Conference Proceedings	84
A.2	Vendor and Companion References	84
A.3	Repository Source Index	84
A.4	External Web References	90
B	Symbol and Notation Conventions	91
B.1	Frequently Used Symbols	91
B.2	Abbreviations	91
B.3	Conventions	92

List of Figures

1	Top-level architecture of the legacy SPEAR3 RF station. Buildings: B132 klystron and control, B118 HVPS control, B514 HVPS power. Solid lines are electrical or hardwired connections; dashed lines represent optical/control interfaces whose installed endpoints require confirmation.	12
2	LLRF control electronics in Room 101, Building B132 — the primary control location for the SPEAR3 RF station, housing the VXI crate, drive amplifier, and associated electronics racks	13
3	Building B132 — the klystron building housing the LLRF control electronics, drive amplifier, and RF MPS	14
4	Building B514 — the high-voltage power supply substation housing the main transformer/rectifier tank, phase tank, and crowbar tank	14
5	HVPS grounding and termination tank located in Room 101, Building B132 — cylindrical stainless/aluminum vessel with two high-voltage cable entries through flexible metallic conduit at the top; contains the Ross Engineering HV grounding switch, the Danfysik UltraStab DC-CT that measures klystron cathode current, a 3.3 m Ω (15 A = 50 mV) return-cable shunt, and the Pearson CT-110 wide-bandwidth current transformer used for klystron arc detection [R25]	15
6	RF cavities installed in the SPEAR3 storage ring tunnel (inward view) — showing the waveguide connections and cavity arrangement in the radiation enclosure	16
7	Legacy VXI crate in B132. IQA-2 measures cavities 1–2 and IQA-3 cavities 3–4, including forward, reflected and probe signals [R60], [R76].	20
8	Rear of the LLRF VXI crate and Fast Interlock Chassis in Building B132. The three blue optical fibers joined to the three orange ones on the outside run to B514 (SCR ENABLE, CROWBAR and STATUS); the remaining blue fibers come from the arc detectors.	21
9	VXI crate slot map. Elma 13-slot chassis, label B132-101-11-24. Slots 3, 8 and 10 are empty: the gap-voltage feed-forward module and the two comb-filter modules that PEP-II carries are not required by SPEAR3.	21
10	Clock module top-level inputs and outputs.	23
11	Functional clock chains from [R53]. ESYNC and ASYNC synchronize counters/dividers; TCLK comes from the turn counter, with a separate fiducial-error comparison. Register, delay-vernier and fault circuitry are omitted.	24
12	Communication architecture below the VXI IOC.	28
13	Marconi klystron in B132, with collector cooling and solenoid assembly.	29
14	Klystron filament control chassis — manages the klystron heater/filament power and sequencing during startup and shutdown. The legacy chassis uses a motor-driven variac feeding a 10:1 step-down toroidal isolation transformer and a solid-state relay; it is enabled by the AIM Klys_Filament_On signal and its variac position is commanded through Allen-Bradley I/O [R5].	30
15	RF drive amplifier (KAW2051M12) in the B132 (spare) — amplifies the LLRF drive signal to ~29 W (44.6 dBm) at ~476.3 MHz to drive the klystron input	30
16	Waveguide distribution network from klystron to cavities. Each magic-tee divides the incident power; return power divides between the source and load ports according to the relative phases of the returning waves.	31
17	AFT circulator — positioned between the klystron output and the magic-tee splitter network; routes reflected power from the load network away from the klystron to protect it from reflected energy	31

18	Magic-tee power splitter and bellows network on the SPEAR3 tunnel roof — the two-stage magic-tee arrangement divides RF power equally among all four cavities	32
19	Waveguide distribution network routing RF power from the klystron output through the circulator, magic-tee splitters, and into the tunnel toward the four RF cavities	33
20	Water-cooled waveguide load — absorbs circulator dump power and magic-tee difference-port reflected power; water cooling carries away dissipated RF energy. This load is for magic-tee on the tunnel roof.	33
21	High-conductivity water (HCW) cooling station behind the booster — supplies cooling water to the waveguide loads, absorbing reflected and dump power from the RF distribution network	34
22	PEP-II bare single-cell RF cavity — copper cavity body prior to installation of HOM dampers, tuner assembly, and waveguide couplers; the SPEAR3 cavities are of this same design	35
23	RF cavity assembly — cavity body with waveguide coupler, HOM damper waveguide stubs, and tuner plunger installed	35
24	Labeled RF cavity assembly — identifying the accelerating cell, input coupler, HOM damper ports, movable tuner plunger, probe port, and ceramic RF window	36
25	Movable tuner plunger assembly mounted below an RF cavity — the SLO-SYN stepper motor drives the plunger in/out to shift the cavity resonant frequency and minimize RF reflection under varying beam loading	36
26	HOM (Higher-Order Mode) load at an E-plane mitre bend in the waveguide stub — absorbs parasitic cavity modes that would otherwise cause beam instability	37
27	HOM load at an H-plane mitre bend — the three HOM loads per cavity (E-mitre, H-mitre, and plate) together damp all significant parasitic resonances above the fundamental accelerating mode	37
28	Water-cooled HOM load plate — dissipates HOM power as heat, carried away by the high-conductivity water cooling system.	38
29	Four RF cavities installed in the SPEAR3 storage ring tunnel (outward view, tuner side) — showing the complete cavity row with waveguide distribution network and interconnecting bellows runs visible	38
30	HVPS power conversion chain, substation to klystron cathode.	45
31	PEP-II Klystron Power Supply — annotated circuit schematic showing the complete power conversion chain from the 12.5 kV 3-phase input through the disconnect/breaker, phase-shifting transformer (T0), thyristor-controlled rectifier bridges (40 kV, 80 A), filter inductors, secondary rectifier stages, 8 μ F/30 kV filter capacitors, 500 Ω /1 kW filter resistors, 30 kV/30 A rectifiers, Crowbar, and Termination Tank to the Klystron (90 kV, 27 A). The intermediate DC levels labelled on the power stage outputs (−26 kV, −52 kV, −77 kV, −90 kV) are cumulative stage tap voltages. The SPEAR3 HVPS is directly derived from this PEP-II design	46
32	HVPS2 main oil tank at Building B514 — this large oil-immersed enclosure houses the phase-shift transformer (T0), the two rectifier transformers (T1, T2), the two filter inductors, four filter capacitors with their eight resistors, and the main and filter diode rectifier stacks. The SCR phase controller and the SCR crowbar are mounted inside it in their own isolated oil tanks with oil-to-oil bushings, so either can be serviced without contaminating the main tank oil [R6]. SPEAR1 is an identical installation	47

33	Thyristor stack assemblies inside the HVPS2 phase tank, viewed into the side access opening with the cover removed — showing columns of Powerex T8K7 SCR thyristor discs (flat black cylinders) paired on copper bus bar assemblies with gate driver signal wiring; this photo was taken with SPEAR2 drained and accessed during the April 2026 scheduled downtime; SPEAR1 contains identical hardware	48
34	HVPS cable switch tank at Building B514 — provides the switchover connection between the SPEAR1 and SPEAR2 HVPS units and the klystron HV cable; allows the active unit to be changed without disconnecting the klystron high-voltage cable	49
35	HVPS2 installation at Building B514 showing the large beige oil-filled power supply enclosures, "SPEAR 2" identification label, and "DANGER HIGH VOLTAGE" placard on the panel door; the cable trays, conduit runs, and grounding conductors are visible overhead; a "DO NOT ENERGIZE" lock-and-tag notice is visible at left (SPEAR2 is the off-duty unit); SPEAR1 forms an identical installation on the right of SPEAR2	50
36	NWL manufacturer's rating plate on the SPEAR2 transformer tank, at the left-hand end of the installation above. It reads: Model No. 39308, 2,750 kVA klystron power supply , input 12.5 kV at 127 A AC, 3-phase, 60 Hz , output — 90 kV DC at 27 A DC , 55 °C rise, Class OA, 7.5% impedance, 95 kV BIL, 2,600 gallons of oil, 67,400 lb. The plate also carries the winding and rectifier schematic with its cumulative DC stage taps, and cites NWL drawings D36941 (physical outline) and D36943 (electrical schematic). SPEAR1 carries an identical plate	51
37	HVPS2 main oil tank being accessed from the top during the 2026 HVPS inspection — revealing the internal copper bus bar assembly and SCR bridge structures below	52
38	HVPS controller enclosures in Building B118. The two units are identical; one is energized and the other completely switched off, with the roles exchanged at each scheduled down.	53
39	HVPS controller enclosure interior (SPEAR1) — the SLC-500 PLC rack (centre, a 10-slot chassis carrying the CPU and I/O modules in slots 0–9 with slot 4 empty, labelled "SPEAR 1 RFHVPS"), four blue switching power supplies PS-1 to PS-4 (120 V × 2, 240 V and 5 V rails), the Enerpro FCOG6100 SCR firing board (dark blue PCB, lower centre), the analog regulation board (green PCB), and terminal strips TS-1 to TS-6 in the lower section; the BNC monitoring output panel is at lower right.	54
40	SPEAR1 local control panel labelled "SPEAR 1 HOFFMANN BOX". Across the top are the four permit status lamps PPS PERMIT , EMERGENCY OFF , KEY ENABLE and WAVEGUIDE PERMIT — LED1 to LED4 of the LOCAL CONTROL PANEL block on [R63] — all lit green here. Below them are the OFF and ON pushbuttons, the EMERGENCY OFF mushroom, and the PERMIT key switch, which must be turned from DISABLE to ENABLE before the HVPS can be switched on; the key contact drives SLC-500 slot 6 IB16 IN12, labelled "KEY ENABLE" on [R63]. The QuickPanel II touchscreen is the local operator display, with a taped warning that only its lower-left corner may be touched to wake it, because a stray touch elsewhere can shut the RF HVPS off. SPEAR2 has an identical panel.	55
41	HVPS analog voltage regulation loop. The analog regulator card compares the PLC reference with the HVPS output voltage feedback and generates a <i>bipolar</i> error signal; that error is weighted and added to the PLC's <i>unipolar</i> feedforward output to form SIG HI. Power-line harmonics are clearly visible on the error signal in normal operation.	58
42	The two legacy PPS chains.	66
43	PPS contact readback trace across four drawings.	69
44	Protection interfaces and supervisory actions.	73
45	Fast Interlock Chassis 340-308 in B132: reset, filament-timeout and beam-abort controls, channel monitor points, supply-enable indicators and J16 detected-klystron-power input.	74

46 Allen-Bradley Cavity Tuner Motor Driver chassis (SLAC 340-315, SN08) in the B132 electronics rack — showing the SLC adapter module (leftmost, with COMM FAULT indicator and STATUS showing RUN/fault) followed by four AB 1746-HSTP1 STEPPER modules (each with RUN, CCW, CW, ERR, FLT indicators; green RUN lights confirm active communication), plus one additional STEPPER module at far right. This chassis is the motion controller currently driving all four cavity tuners; it is to be replaced by the Galil DMC-4143 when the LLRF upgrade project completes 78

47 Cavity Tuner Motor Driver 340-315, SN08. 79

Revision History

Revision	Date	Scope of Change	Summary
R0	2026-09-29	Draft	Initial draft of the Tier 2 legacy system reference for the SPEAR3 RF system, documenting the complete "as-built" and operational configuration prior to the LLRF Upgrade Project.

Open Items — Still To Be Confirmed

ID	Item	Required Evidence	Needed Before	Page
O1	K4/RR relay trace	Confirm relay identities, K4/86 contacts and rung-to-output wiring; reconcile [R25], [R65], [R67].	PPS review / wiring changes	p. 67
O2	Manual ground-switch contact	Identify the landed NO/NC contact and test its sense; distinguish the test-stand wiring [R64] from the SPEAR3 schematic [R62].	Grounding verification	p. 67
O3	RF MPS trip matrix	Supply deployed logic and a per-fault truth table linking inputs to RF inhibit, SCR inhibit, crowbar and reset behavior.	Protection acceptance	p. 71
O4	Terminal inventory	Complete TS-1–TS-8 identification and distinguish surveyed wiring from drawing-only assignments.	Controller rewiring	p. 59
O5	Physical RF channel map	Verify the recovered 24-input logical map [R76] against connectors, cable labels and cavity identities.	RF cabling changes	p. 26
O6	PPS pin pairs / lamps	Confirm E–F, G–H, A–B and C–D functions, read-back excitation and lamp-state interpretation with PPS.	PPS approval	p. 59
O7	Local Control Chassis	Recover its drawing and I/O list; establish its relationship to the Fast IC and distinguish it from Local Panel 340-310.	Interface I/O freeze	p. 72
O8	Crowbar configuration	Record SCR type and matching trigger-board revision/components for every stack.	Board replacement	p. 43
O9	TS-5 assignments	Reconcile the terminal/color/function disagreements in the controller and switchgear drawings by an approved field trace.	Contactors rewiring	p. 59
O10	Current-sense circuit	Confirm the 0.5-ohm burden and Slot-9 input assignment; [R72]’s prose and measurement table disagree.	Regulator calibration	p. 61
O11	PPS sequence / timing	Supply the external PPS logic and end-to-end tests, including either-permit loss, stuck outputs and contactor blocking.	PPS approval	p. 70
O12	Tuner mechanical follow-up	Close the 2023 A/B bellows/stop and C limit-switch findings; record per-cavity accepted hardware and software travel limits.	Motion acceptance	p. 34

Document Scope and Provenance

Purpose

Doc L consolidates the documented pre-upgrade RF plant, control electronics, software, protection interfaces and cabling into a baseline for engineering review. The legacy system uses the VXI LLRF crate, PLC-5 RF MPS, SLC-500 HVPS controller and Allen-Bradley tuner controllers. Prepared replacements are identified only to avoid confusing them with this baseline.

Reference Tag Format

[Rn] links to a source-index entry; [Wn] links to an external-source entry. All are indexed in Appendix A.

Part I

SYSTEM OVERVIEW

1 Introduction and Purpose

SPEAR3 adopted the PEP-II High Energy Ring station architecture: one klystron, four cavities, a 12-pulse HVPS, waveguide distribution and VXI LLRF electronics. The SPEAR3 installation was commissioned in late 2003 [R1]. PEP-II publications [R2], [R3] describe the parent system; they are not records of every SPEAR3 modification. Figure 1 summarizes the documented legacy configuration.

2 System Architecture Overview

2.1 Top-Level System Block Diagram

The legacy SPEAR3 RF system consists of the major elements listed below, connected as shown in Figure 1. Figure 2 shows the B132 rack row that holds the control electronics.

Block	Location	Description
IOC / VXI crate	B132	VxWorks IOC, six SNL programs, CLK, RFP, three IQAs and AIM; module map in §5 and software in §16 [R53], [R60].
Remote I/O	B132 / B118	One 6008-SV1R scanner with HVPS, stepper and RF MPS adapters; map in §5.8 [R60].
HVPS controller	B118	SLC-500, analog regulator and Enerpro firing boards; power sequencing and regulation in §§10–11 [R25], [R26], [R40].
RF MPS	B132	PLC-5 / 1771 equipment protection; distinct from facility MPS and PPS. Trip-matrix limits in §14 [R21].
Interlock interfaces	B132	Fast IC 340-308 and AIM; Local Control Chassis I/O remains O7. Hardware boundaries in §15 [R53], [R79].
HVPS power / PPS	B514 / B132	Two selectable supplies, primary contactor and termination-tank grounding switch. Ratings, stored energy and PPS dependencies in §9 and §§12–13 [R6], [R22], [R25].
Klystron / drive	B132	Marconi tube driven by KAW2051M12 amplifier; more details on the tube are discussed in §6 [R1], [R32], [R56].
Waveguide / cavities	B132 / tunnel	AFT circulator, three magic-tees, loads and four HOM-damped copper cavities (§§7–8) [R1], [R7].
Tuner system	B132 / tunnel	Four 1746-HSTP1 axes and SS2000MD4 drivers operate M093-FC11 motors; potentiometers indicate position (§17) [R36], [R78].

2.2 Control Boundaries

The RFP closes the fast RF loop in hardware. The IOC provides setpoints, tuner control, sequencing and diagnostics; its Remote I/O link is not the fast interlock path. The RF MPS and HVPS PLCs have separate protection responsibilities. PPS contactor and grounding functions require their own approved safety logic and verification.




Figure 1: Top-level architecture of the legacy SPEAR3 RF station. Buildings: **B132** klystron and control, **B118** HVPS control, **B514** HVPS power. Solid lines are electrical or hardwired connections; dashed lines represent optical/control interfaces whose installed endpoints require confirmation.




Figure 2: LLRF control electronics in Room 101, Building B132 — the primary control location for the SPEAR3 RF station, housing the VXI crate, drive amplifier, and associated electronics racks

3 Physical Layout and Locations

The SPEAR3 RF station is distributed across several buildings at SSRL. The physical geography governs cable runs, signal latency and maintenance access.

Location	Equipment	Notes
Building B132 (Room 101)	Klystron, drive amplifier, VXI crate (LLRF controller), RF MPS PLC, Fast Interlock Chassis, Local Control Chassis, stepper motor controllers	— (primary location)
Building B118 (Power Supply Room)	HVPS controller enclosure and local control panel (Hoffman Box), SLC-500 PLC, Enerpro firing boards, analog regulator card, monitoring oscilloscope	~100 m cable run to B514
Building B514 (HVPS Substation)	HVPS Main Tank (transformer, rectifier, inductor, filter caps), Phase Tank (12 thyristor stacks), Crowbar Tank (4 thyristor stacks, output voltage divider)	—
Contactors Disconnect Panel (Switchgear)	Vacuum contactor (Ross HQ3), contactor controller/driver (Ross HCA-1-A), K4/MX/RR/TX/BR relays, L1 holding and L2 closing coils, S2–S5 auxiliary contacts	B514
Termination Tank (B132, Room 101)	HV cable termination, Ross Engineering HV grounding switch, Danfysik DC-CT, Pearson CT-110 current transformer	Near klystron
Switch-over Tank	HV cable connections between SPEAR1/SPEAR2 HVPS and klystron	Adjacent to B514

Location	Equipment	Notes
SPEAR3 Storage Ring Tunnel	4 RF cavities, waveguide distribution network (circulator, magic-tees, waveguide loads), tuner motor assemblies, arc detection sensor mounting points	Radiation area, restricted access

Figures 3 and 4 show the two buildings. Figure 5 shows the termination tank in B132 Room 101, which carries the grounding switch and the cathode-current instrumentation, and Figure 6 the cavity row inside the tunnel.



Figure 3: Building B132 — the klystron building housing the LLRF control electronics, drive amplifier, and RF MPS



Figure 4: Building B514 — the high-voltage power supply substation housing the main transformer/rectifier tank, phase tank, and crowbar tank



Figure 5: HVPS grounding and termination tank located in Room 101, Building B132 — cylindrical stainless/aluminum vessel with two high-voltage cable entries through flexible metallic conduit at the top; contains the Ross Engineering HV grounding switch, the Danfysik UltraStab DC-CT that measures klystron cathode current, a $3.3\text{ m}\Omega$ ($15\text{ A} = 50\text{ mV}$) return-cable shunt, and the Pearson CT-110 wide-bandwidth current transformer used for klystron arc detection [R25]



Figure 6: RF cavities installed in the SPEAR3 storage ring tunnel (inward view) — showing the waveguide connections and cavity arrangement in the radiation enclosure

4 Key System Parameters

- **RF frequency.** This document uses **476.3 MHz** nominal. Historical design values and current operating readbacks are distinct; the CLK design has a specified tuning range.
- **Klystron cathode voltage and current.** These are adjusted continuously by the HVPS supervisory loop to hold drive power in range as beam current, klystron gain, and cavity conditions vary. Values quoted in this document are typical readbacks, not setpoints.

4.1 RF System Parameters

Parameter	Value	Notes
RF Frequency (nominal)	~476.3 MHz	Harmonic 372 of the revolution frequency.
Revolution Frequency	~1.2804 MHz	$f_{\text{rev}} = f_{\text{RF}}/372$
Ring Circumference	~234.1 m	Nominal geometric scale.
Beam Energy	3.0 GeV	
Design Beam Current	500 mA	Top-off mode
Fill Pattern	Operating configuration	Not fixed by the RF hardware.
Number of Cavities	4	Single-cell, HOM-damped copper (PEP-II HER type)
Cavity Shunt Impedance (R_s)	3.73 M Ω , $V^2/(2P)$	PEP-II nominal value [R7]. McIntosh's SPEAR3 value of 3.8 M Ω uses the same convention: $(800 \text{ kV})^2/(2 \times 85 \text{ kW}) = 3.76 \text{ M}\Omega$ [R1]. See §B.3.
Cavity Unloaded Q (Q_0)	32,000	Schwarz [R7]
Cavity Loaded Q (Q_L)	~6,780	PEP-II nominal $\beta = 3.72$ and $Q_0 = 32,000$ [R7]; $Q_L = Q_0/(1 + \beta)$. Not a measurement of the installed couplers.
Gap Voltage per Cavity	~712 kV	Approximately 712.5 kV for equal sharing of the 2.85 MV station voltage in [R4]; not four independent calibrated readbacks.
Total Accelerating Voltage	~2.85 MV	Sum of 4 cavities (design 3.2 MV)
Klystron Output Power	~800 kW	Representative project operating value [R5].
Drive Power	~29 W	At klystron input
IF Frequency	5.1216 MHz	$f_{\text{IF}} = f_{\text{RF}}/93 = f_{\text{RF}} - f_{\text{LO}}$. (The PEP-II IF is 4.9072 MHz = $f_{\text{RF}}/97$ — a <i>different</i> divisor; see §5.3.1.)
LO Frequency	471.187 MHz	Generated by CLK module PLL471 ($f_{\text{LO}} = f_{\text{RF}} \times 92/93$); distributed to the IQAs at +14.0 dBm on PKZ front-panel connectors [R53]

4.2 HVPS Parameters

Parameter	Value	Notes
Input Supply	12.47 kV RMS, 3-phase, 60 Hz	Substation 507, Breaker 160. Rated 127 A/phase at 12.5 kV, 2750 kVA, per the NWL nameplate schematic [R70]; typical input current ≈ 113 A [R56]
Phase-shifted secondary (to T1/T2 primaries)	12.91 kV RMS phase-to-phase	The $\pm 15^\circ$ extended-delta output is approximately 3.5% larger than the incoming line.
Output Voltage (rated max)	−90 kV DC	Negative polarity for klystron cathode
Output Current (rated max)	27 A	
Output Power (rated max)	2.5 MW	
Output Voltage (typical operating)	≈ -72 to -75 kV	[R56] gives -74.7 kV at 500 mA; [R72] records -72.08 kV in June 2020.
Output Current (typical operating)	≈ 19 – 22 A	22.0 A at full 500 mA operation [R56]; 19.4 A in June 2020 (§4.3)
Output with firing inhibited and primary energized	≈ 1.3 kV	Rectified transformer leakage remains with the normal klystron load [R56]. In September 2026 the supply read approximately 0.6 kV during the turn-on check (PPS check), with the contactor closed and ready for operation, and about 1.3 kV in normal operation with the setpoint at zero.
Topology	12-pulse thyristor phase-controlled rectifier	”Star point controller” configuration, primary-side filter inductor [R6]
Voltage Regulation	$< 0.1\%$	Design specification, Cassel & Nguyen [R6].
Ripple	$< 1\%$ peak-to-peak, $< 0.2\%$ RMS	Above 60 kV [R6]
Configuration	2 units — SPEAR1 and SPEAR2	One unit is energized; the other is completely switched off (not a warm standby). Roles are exchanged at the two scheduled downs each year (April and August). Either unit may be the active one.

Initial check: The leakage voltage read during the turn-on check indicates transformer health and correct HVPS operation.

4.3 Operating Point (June 2020)

This is a single consistent set of readbacks, used throughout this document to check the HVPS control-chain arithmetic. It is a snapshot, not a setpoint.

Parameter	Measured	Calculated	Difference
Output Voltage	72.08 kV	72.08 kV (model input)	—
Output Current	19.4 A	19.35 A ($K = 10^{-6} \text{ A V}^{-3/2}$)	0.25%
Cathode Power	1.398 MW	1.395 MW from the perveance model	0.25%
SIG HI	4.40 V	No calibrated firing-angle conversion supplied	—
Voltage Sense	7.183 V	7.208 V at nominal 10,000:1 scale	0.35%

Basis: The 16 June 2020 measurements are from [R72]; model quantities are calculated, not independent measurements. The divider uses a 100 M Ω high arm and a 500 k Ω low arm loaded by the regulator input, giving approximately 10,000:1 overall [R71], [R72].

Part II

RF SIGNAL CHAIN

5 LLRF Controller (VXI System)

5.1 Overview

The LLRF controller is a VXI-based system located in Building B132 that provides the fast RF feedback, station state management, and measurement functions for the RF station. It was designed for PEP-II by P. Corredoura, S. Allison, R. Sass, R. Tighe, and R. Claus at SLAC (1996–1997).

The VXI crate hosts an IOC running VxWorks RTOS. Supervisory communication with the HVPS, RF MPS and stepper controllers uses the slot-1 Allen-Bradley 6008-SV1R Remote I/O scanner; DCM modules are the remote adapters. Hardwired interlocks bypass this link [R53], [R60]. Figure 7 shows the installed crate and Figure 8 the rear cabling.

The subsections that follow take the crate in slot order — the clock and RF reference source in slot 2, the RF processor that closes the fast loop in slot 4, the three measurement modules in slots 7, 9 and 11, and the interlock interface in slot 12 — and then describe the loops those modules implement (§5.7) and the supervisory link out of the crate (§5.8).



Figure 7: Legacy VXI crate in B132. IQA-2 measures cavities 1–2 and IQA-3 cavities 3–4, including forward, reflected and probe signals [R60], [R76].

5.2 VXI Crate Layout and Module Inventory

The station uses an Elma 13-slot chassis, label B132-101-11-24. Figure 9 gives the slot map and the table below gives the function of each slot; both follow the RCS head of `spear-rf-code-legacy/rfApp/DbIoc/srf1.substitutions.v`, which instantiates the crate template. The slot names in the figure are the literal strings from that file ("B132-IOCRF", "AB Scanner", "Clock", "RF Processing", "MPS Shutoff", "Link Passthru", "IQA1", "IQA2", "IQA3", "Arc Interlock").




Figure 8: Rear of the LLRF VXi crate and Fast Interlock Chassis in Building B132. The three blue optical fibers joined to the three orange ones on the outside run to B514 (SCR ENABLE, CROWBAR and STATUS); the remaining blue fibers come from the arc detectors.

slot:	0	1	2	3	4	5	6	7	8	9	10	11	12
	B132- IOCRF	AB Scanner	Clock	empty	RF Pro- cessing	MPS Shutoff	Link Passthru	IQA1	empty	IQA2	empty	IQA3	Arc Interlock
	IOC VxWorks PowerPC	6008-SV1R RIO scanner	CLK		RFP	SPEAR MPS in + orbit interlock	ripple-link passthrough	Klystron fwd/refl		Cavities 1-2		Cavities 3-4	AIM

Figure 9: VXi crate slot map. Elma 13-slot chassis, label B132-101-11-24. Slots 3, 8 and 10 are empty: the gap-voltage feed-forward module and the two comb-filter modules that PEP-II carries are not required by SPEAR3.

Slot	Module	Function	SPEAR3 Status
0	B132-IOCRF (Slot 0 μ Processor)	VXI bus controller, EPICS IOC host (VxWorks RTOS, Kinetics Systems)	Active
1	AB Scanner	Allen-Bradley 6008-SV1R Remote I/O scanner (PLC interface)	Active
2	CLK/RF Distribution	Master clock, LO generation ($471.187 \text{ MHz} = \text{RF} \times 92/93$), RF reference fanout (+14.0 dBm); CLK40/20/10 timing signals; TSYNC synchronization pulse	Active
3	(empty)	GVF slot from PEP-II — not installed in SPEAR3	Not installed
4	RFP (RF Processor)	Central feedback processing — IQ demod, vector sum, direct loop, baseband modulator	Active
5	MPS Shutoff	CF2 slot from PEP-II, repurposed for MPS Shutoff in SPEAR3	Active
6	Link Passthru	RF amplifier Link passthrough module	Active
7	IQA-1	Klystron, circulator, drive, reference and WG01 load signals; ripple-link source	Active
8	(empty)	—	—
9	IQA-2	Cavity 1–2 forward, reflected and probe signals; WG02 load	Active
10	(empty)	—	—
11	IQA-3	Cavity 3–4 forward, reflected and probe signals; WG03 load	Active
12	ARC/Interlock Module (AIM)	Arc detection, interlock management, fault history	Active

Slots 3, 8 and 10 are empty. The gap voltage feed-forward (GVF) module and the two comb-filter modules that PEP-II carries — in its own slots 3, 5 and 6 — are not required by SPEAR3, which instead uses slots 5 and 6 for the MPS shutoff and link passthrough functions [R53].

5.3 CLK (Clock and RF Reference Distribution) Module

The Clock module in VXI slot 2 is the master timing and RF reference source for the entire LLRF system, and is described first because every other module runs from its outputs. It was originally designed for PEP-II and modified for SPEAR3 frequencies.

5.3.1 System Timing Parameters

The SPEAR3 and PEP-II clocks use different division ratios, so each column carries its own multiplier.

Parameter	SPEAR3	PEP-II
Storage Ring RF	476.309 MHz	476.000 MHz
RF Tuning Range	$\pm 200 \text{ PPM}$	$\pm 100 \text{ PPM}$




Figure 10: Clock module top-level inputs and outputs.

Parameter	SPEAR3	PEP-II
Ring Circumference	234.126 m	2199.33 m
Number of RF Buckets (h)	372	3492
Fiducial Rate (f_{RF} / h)	1.28040 MHz	136.312 kHz
LO Frequency	471.1874 MHz ($RF \times 92/93$)	471.0928 MHz ($RF \times 96/97$)
CLK40	40.9728 MHz ($32 \times \text{fiducial}$)	39.2579 MHz ($288 \times \text{fiducial}$)
CLK20	20.4864 MHz ($16 \times \text{fiducial}$)	19.6289 MHz ($144 \times \text{fiducial}$)
CLK10	10.2432 MHz ($8 \times \text{fiducial}$)	9.8145 MHz ($72 \times \text{fiducial}$)
PLL40 Ref Clock	5.1216 MHz ($RF/93$)	4.9072 MHz ($RF/97$)
IF ($= f_{RF} - f_{LO}$)	5.1216 MHz ($f_{RF}/93$)	4.9072 MHz ($f_{RF}/97$)

Design values: 476.309 MHz is the rounded design value ($1.280\ 40\ \text{MHz} \times 372 = 476.308\ 8\ \text{MHz}$), not a current readback. The stated ± 200 ppm RF tuning range is approximately ± 95 kHz [R53].

5.3.2 Clock Module Signals (Top-Level I/O)

Figure 10 shows the module's external connections; the signals are described below.

Signal descriptions:

- **476.3 MHz RF FANOUT** — Input from SPEAR3 timing system (minimum +9.0 dBm required); amplified to +14.0 dBm and fanned out to RFP and other modules; PKZ impedance-controlled connectors
- **471.187 MHz LO** — Phase-locked local oscillator ($= f_{RF} \times 92/93$); 4 copies at +14.0 dBm on front-panel PKZ connectors distributed to all three IQA modules for downconversion to 5.122 MHz IF
- **CLK40** — 40.972 MHz system clock; output on VXIbus backplane ECLTRG0 (bussed to all modules via P2); runs RFP and IQA digital logic; a delay vernier adjusts backplane timing skew
- **CLK20** — 20.486 MHz; output on ECLTRG1; drives IQA ADC quadrature sampling
- **CLK10** — 10.243 MHz; output on TTLTRG0 to RFP/IQA logic; also the reference for PLL471. The AIM uses CLK40
- **TCLK** — 1.280 MHz turn clock (50% duty cycle); generated by $\div 372$ ECL counter locked to fiducial; output on TTLTRG1; not used by any SPEAR3 module (GAP module absent) but retained for diagnostics




Figure 11: Functional clock chains from [R53]. ESYNC and ASync synchronize counters/dividers; TCLK comes from the turn counter, with a separate fiducial-error comparison. Register, delay-vernier and fault circuitry are omitted.

- **TSync** — Programmable synchronization pulse derived from fiducial; width and delay are software-controlled via VXI registers; used by IQA and other modules to synchronize internal state machines; output on TTLTRG3
- **RF_FAULT** — Open-collector backplane fault line; asserted by clock when RF input is lost or PLL loses lock; monitored by AIM and RFP

5.3.3 Clock Module Architecture

Figure 11 traces the two phase-locked loops and the divider chains that produce the signals listed above.

Both PLLs and the RF input/fanout circuitry are housed in an **ovenized thermal enclosure** on the PCB to minimize phase noise, jitter, and frequency drift.

5.3.4 Changes Made to Adapt Clock for SPEAR3

Item	Change for SPEAR3
PLL40 Ref prescaler	Division ratio changed to ÷93

Item	Change for SPEAR3
PLL40 VCXO	Changed to Connor-Winfield HV51-400P (40.972 MHz center, ± 200 PPM, TTL output — level-shift circuitry added to produce pseudo-ECL)
PLL471 feedback divider	Changed to $\div 23$ (external $\div 2$ + Q3236 internal $\div 23$; effective ratio 92/93 from 476.3 MHz)
Turn Counter	Division ratio changed to $\div 372$
Configuration ID	DIP switch changed to indicate SPEAR3 model; IOC software verifies Config ID at boot

5.4 RFP (RF Processor) Module — Heart of the LLRF

The RFP module is the central signal processing module in the VXi crate. It performs:

Analog Signal Processing:

- Direct analog quadrature demodulation of the cavity probe signals to baseband I/Q using the 476.3 MHz reference; the 5.122 MHz IF is used by the IQA modules, not this analog direct-loop path [R53]
- Vector summing of 4 cavity I/Q signals
- Direct loop error amplifier comparing vector sum against IQ reference
- Lead and integral compensation networks for loop stability
- Baseband modulator ($4 \times$ Gilbert-cell multipliers in 2×2 matrix for $I \rightarrow I$, $I \rightarrow Q$, $Q \rightarrow I$, $Q \rightarrow Q$ correction)
- IQ RF modulator (baseband $\rightarrow$ 476 MHz upconversion for klystron drive)

Digital Control Interface:

- Octal DACs (12-bit, ± 2048 counts) for: tune mode IQ setpoints, operate mode IQ offsets, klystron modulator matrix coefficients, ripple loop coefficients
- Mode control: TUNE / OPERATE switching
- RF switch: enable/disable RF output to klystron
- Built-in history buffer (circular buffer, freeze on fault for post-mortem analysis)
- Network analyzer and arbitrary waveform generator for loop-response measurements [R53]

Key PVs (from `rf_dac_loop_pvs.h,v`, `rf_states.st,v`, and `rfp.db`):

Process variable	Meaning
{STN}:STN:TUNE:IQ.A	Tune mode IQ setpoint magnitude (counts)
{STN}:STN:TUNE:CTRL	Tune loop control
{STN}:STNDIRECT:LOOP:PHASE	Direct loop phase setpoint
{STN}:STNDIRECT:LOOP:COUNTS	Direct loop amplitude setpoint (counts)
{STN}:STN:RFP:RFENABLE	RF output enable/disable (from <code>rf_states.st</code>)
{STN}:STN:RFP:RUNMODE	TUNE/OPERATE mode select (from <code>rfp.db</code>)
{STN}:STN:RFP:MODU.DLE	Direct loop enable (RFP module register)

5.5 IQA (IQ/Amplitude Detector) Modules

Three IQA modules measure RF signals by downconversion and quadrature sampling [R53], producing:

- I component (in-phase), Q component (quadrature)
- Amplitude $A = \sqrt{I^2 + Q^2}$
- Phase $\phi = \text{atan2}(Q, I)$, retaining quadrant information

Channel allocation: The four-cavity station instantiates both IQA substitution files in [R76]. Their zero-based CH indices give the following complete logical map; the parenthesized numbers are the corresponding one-based inputs.

CH (input)	IQA-1, slot 7	IQA-2, slot 9	IQA-3, slot 11
0 (1)	Klystron output forward	Cavity 1 forward	Cavity 3 forward
1 (2)	Klystron output reflected	Cavity 1 reflected	Cavity 3 reflected
2 (3)	Circulator load forward	Cavity 2 forward	Cavity 4 forward
3 (4)	Circulator load reflected	Cavity 2 reflected	Cavity 4 reflected
4 (5)	Klystron drive forward	Cavity 1 probe	Cavity 3 probe
5 (6)	Station RF reference	Cavity 2 probe	Cavity 4 probe
6 (7)	WG01 load forward	WG02 load forward	WG03 load forward
7 (8)	WG01 load reflected	WG02 load reflected	WG03 load reflected

IQA-1 also sources the backplane ripple link to the RFP [R53]. The logical map is source-verified; match physical connector labels and cable destinations to the installed station before cabling work for the upgrade LLRF9 system. [O5]

Each IQA muxes 8 RF input channels through a single ADC in round-robin fashion, downconverting from 476.3 MHz to the 5.1216 MHz IF (using the 471.187 MHz LO from the CLK module) and bandpass-filtering at the IF before quadrature sampling with the 20.486 MHz CLK20. The PEP-II variant of the module uses a different IF (4.9072 MHz) and therefore a different bandpass filter — this filter change was one of the modifications required to adapt the IQA to SPEAR3 [R53]. The 8 channels also have amplitude threshold comparators that assert RF_FAULT on the VXIbus backplane if any channel exceeds its programmed limit. Each IQA contains circular history buffers that record I/Q data per channel and can be read out over VXI after a fault.

5.6 ARC Interlock Module (AIM)

The AIM module provides the interface between the VXI crate and the external interlock system:

- Beam abort force/reset interface
- Filament control signals
- HVPS permissive signals
- Fault history buffers — two independent systems:
 - **System A** (12-channel AIM support): hardware history controlled through the HISBUF, ADCMUX and ADCCTL interfaces. The source defines HVPS-only or HVPS-plus-arc acquisition and fault-triggered stopping. Installed version, channel map and acquisition setup require confirmation [R60].
 - **System B:** The IOC's rf_statesFF state set requests module history-file exports after the shutdown sequence. It configures up to 11 file families, including an AIM export; these are not 11 additional AIM ADC channels.
- Station fault word monitoring (AIM reads FISTAT A16 register from Fast IC)
- Arc-threshold configuration through the AIM TRIPLVL registers. Thresholds, channel enables and the physical sensor map must be recorded together [R53], [R60].

AIM FICTRL control register (A16 offset 0x20): Dusatko identifies six outgoing control signals routed through the ARC chassis and its isolated interfaces [R53]. The original register definition also includes a forced-fault test bit and beam-abort reset bit [R60]:

Signal	Bit	Symbol	Dusatko's six?	Ultimate destination
Solenoid_On	0	AIM_V_SOLENOID	Yes	Klystron solenoid power supply
HVPS_On	1	AIM_V_HVPS	Yes	B514 HVPS SCR enable hardware
Klys_Filament_On	2	AIM_V_FILAMENT	Yes	Klystron filament heater supply
Filament_Timeout	3	AIM_V_FILTMOVRD	Yes	Fast IC filament-watchdog override
Forced_Fault	4	AIM_V_FRCDFLT	No — test input	Fast IC forced-fault test stimulus
Fault_Reset	5	AIM_V_FLTRESET	Yes	Fast IC arc latch reset
Beam_Abort	6	AIM_V_FRCBMABT	Yes	Facility beam-abort interface; installed endpoint requires confirmation
Beam_Abort_Reset	7	AIM_V_RSTBMABT	Yes	Facility beam-abort interface; resets the beam-abort latch

RF_FAULT backplane line: Shared hardware fault line driven by the CLK, RFP, IQA, MPS interlock interface and AIM. The RFP uses it to inhibit klystron RF drive; the AIM monitors it for station fault handling [R53]. This action does not depend on the Remote I/O scanner or SNL polling.

Fault export: The SNL exporter retrieves module histories; it is separate from the hardware mechanism that freezes those histories. File naming, trigger conditions and completeness checks are summarized in §18.3.

5.7 Feedback Loop Architecture

The legacy LLRF system implements multiple feedback loops, some inherited from PEP-II and some SPEAR3-specific:

Active in SPEAR3:

1. **Direct RF Feedback Loop** — Analog baseband feedback reduces the effective cavity impedance seen by the beam. The SPEAR3 system paper gives an approximately 800 kHz bandwidth and 15 dB impedance reduction [R1].
2. **Tuner Loop** — EPICS/SNL slow loop controlling the stepper motors to maintain cavity resonance. Implemented in `rf_tuner_loop.st,v` (§17.3).
3. **HVPS Voltage Regulation Loop** — Regulates klystron cathode voltage via the PLC/analog-regulator SIG HI chain to the Enerpro SCR firing angle. Implemented across `rf_hvps_loop.st,v` (SNL) and PLC ladder logic (§10.4).
4. **DAC Control Loop** — Manages drive power and gap voltage setpoints through the RFP octal DACs. Implemented in `rf_dac_loop.st,v`.
5. **Ripple Loop** — RFP DSP1610 amplitude/phase regulation. Dusatko states that harmonic ripple removal is not implemented [R53]; the 2004 paper describes adaptive cancellation [R1], and the 2021 test note measures harmonic rejection but does not isolate this loop's contribution [R4].

NOT active in SPEAR3 (PEP-II only, module not installed):

- **Comb (Narrowband) RF Feedback Loop** — PEP-II multi-bunch stabilization at revolution harmonics; the two CFM modules that implement it are absent from the SPEAR3 crate




Figure 12: Communication architecture below the VXI IOC.

- Gap Voltage Feed-Forward (GVF/GAP) — PEP-II gap-transient compensation with LFB interface; module absent. SPEAR3 instead obtains its station reference from a pair of RFP-resident DACs driven by a slow EPICS loop [R53].

5.8 Communication Architecture

The VXI slot-1 **Allen-Bradley 6008-SV1R scanner**, mounted through an HP E1407A adapter, controls one Remote I/O link [R53], [R60]. Supervisory update rates depend on EPICS record scans and PLC data transfers; there is no single 1 Hz link rate. The direct RF loop and fast hardware interlocks bypass this serial link. Figure 12 shows the resulting hierarchy.

6 Klystron and Drive System

6.1 Klystron

The SPEAR3 klystron is a Marconi 476 MHz CW klystron located in Building B132. It is a single-beam tube with a non-full-power collector, meaning collector power must be actively managed to avoid thermal damage. Over years, different tube models have been used, and the installed tube’s exact specifications may vary.

Parameter	Value
Frequency	~476.3 MHz (follows the ring size)
Manufacturer	Marconi
Power rating basis	1.5 MW
Operating Output Power	~800 kW typical
Cathode Voltage	≈ -72 to -75 kV typical; -90 kV maximum (HVPS rating)
Cathode Current	≈ 19 – 22 A typical; 27 A maximum (HVPS rating)
Perveance	$I = K V ^{3/2}$, $K \approx 10^{-6}$ A V $^{-3/2}$ [R56]
Drive Power	~29 W

Parameter	Value
Gain	~44.4 dB (800 kW / 29 W)
Collector type	Non-full-power (requires collector power protection)

Collector Power Protection: Because the klystron has a non-full-power collector, the collector dissipation (cathode power minus RF output power) must be monitored. In the legacy system, this is implemented through:

1. The RF MPS computes a collector-power estimate from cathode power and measured RF output.
2. The Fast IC has a detected-klystron-power input (J16); this input alone is not a complete collector-power measurement.
3. Separately, processing mode in `rf_hvps_loop.st,v` reduces requested voltage for excessive *forward RF power*, cavity voltage or vacuum.

Figure 13 shows the installed tube with its collector cooling and solenoid assembly. The heater is run from the separate filament control chassis of Figure 14, which the AIM enables through `Klys_Filament_On`.




Figure 13: Marconi klystron in B132, with collector cooling and solenoid assembly.

6.2 Drive Amplifier

The drive amplifier (KAW2051M12) boosts the LLRF drive signal to ~29 W (44.6 dBm) at the station RF frequency (~476.3 MHz) to drive the klystron input.

The vendor rating is 125 W CW over 476 MHz ± 5 MHz, with a 450–500 MHz frequency range, at least 55 dB gain and at most 50 ns group delay at 476 MHz [R32]. Figure 15 shows the spare unit held in B132.



Figure 14: Klystron filament control chassis — manages the klystron heater/filament power and sequencing during startup and shutdown. The legacy chassis uses a motor-driven variac feeding a 10:1 step-down toroidal isolation transformer and a solid-state relay; it is enabled by the AIM Klys_Filament_On signal and its variac position is commanded through Allen-Bradley I/O [R5].




Figure 15: RF drive amplifier (KAW2051M12) in the B132 (spare) — amplifies the LLRF drive signal to ~29 W (44.6 dBm) at ~476.3 MHz to drive the klystron input

7 Waveguide Distribution Network

7.1 Network Topology

The klystron output feeds a waveguide network that distributes RF power equally to the four cavities, as shown in Figure 16.

Each magic-tee splits incident power between two branches. Their return waves combine coherently at the source and difference-port load; equal reflected powers alone do not determine the destination. The waveguide electrical lengths set the relative phases [R1], [R7]. The circulator diverts power returning toward the klystron to its own load. Figure 17 shows that circulator and Figure 18 the magic-tee and bellows assembly on the tunnel roof.




Figure 16: Waveguide distribution network from klystron to cavities. Each magic-tee divides the incident power; return power divides between the source and load ports according to the relative phases of the returning waves.




Figure 17: AFT circulator — positioned between the klystron output and the magic-tee splitter network; routes reflected power from the load network away from the klystron to protect it from reflected energy




Figure 18: Magic-tee power splitter and bellows network on the SPEAR3 tunnel roof — the two-stage magic-tee arrangement divides RF power equally among all four cavities

7.2 Monitored RF Signals

The system monitors 24 RF signals at various points in the waveguide network. Key signals include:

- Klystron forward and reflected power (signals 1, 2)
- Each cavity's forward power, reflected power, and probe signal (signals 9–14, 17–22)
- Waveguide load powers (signals 7–8, 15–16, 23–24)
- Station reference and klystron drive (signals 5, 6 — 5 = klystron drive power, 6 = station reference power)
- Circulator load forward and reflected power (signals 3, 4)

Figure 19 shows the installed run from the klystron output into the tunnel. The circulator dump port and the magic-tee difference ports terminate in water-cooled loads (Figure 20) fed from the high-conductivity water station behind the booster (Figure 21).




Figure 19: Waveguide distribution network routing RF power from the klystron output through the circulator, magic-tee splitters, and into the tunnel toward the four RF cavities



Figure 20: Water-cooled waveguide load — absorbs circulator dump power and magic-tee difference-port reflected power; water cooling carries away dissipated RF energy. This load is for magic-tee on the tunnel roof.



Figure 21: High-conductivity water (HCW) cooling station behind the booster — supplies cooling water to the waveguide loads, absorbing reflected and dump power from the RF distribution network

8 RF Cavities and Tuner Assemblies

8.1 Cavity Specifications

Four single-cell, HOM-damped copper cavities of the PEP-II HER design are installed in the ring [R1], [R45]. Three waveguide ports couple HOM energy to loads. Each cavity provides:

- Accelerating gap voltage: ~ 712 kV (operating)
- Resonant frequency: tuned to the station RF frequency (~ 476.3 MHz), tuner-adjustable
- 3 HOM (Higher-Order Mode) loads per cavity for beam stability
- Ceramic window for RF power transmission
- Internal probe for field amplitude and phase monitoring

Each cavity has waveguide window viewports on either side of the ceramic window, providing mounting points for arc detection sensors.

Figure 22 shows a bare cavity body of this design and Figure 23 a complete assembly; the parts are named in Figure 24. The tuner plunger enters from below (Figure 25), and the three HOM loads terminate an E-plane mitre bend (Figure 26), an H-plane mitre bend (Figure 27) and a water-cooled plate (Figure 28). Figure 29 shows the installed row from the tuner side.

8.2 Tuner Mechanical Assembly

Each cavity has an individual stepper motor tuner that adjusts the cavity resonant frequency by varying the insertion depth of a mechanical plunger:

The 2023 inspection found that cavities A/B could challenge their lower bellows before the hardware stops acted, and that C's lower limit switch needed replacement. It also proposed a 12.5 mm upper software limit for A, whose upper switch actuated at 13.3 mm [R36]. [O12]




Figure 22: PEP-II bare single-cell RF cavity — copper cavity body prior to installation of HOM dampers, tuner assembly, and waveguide couplers; the SPEAR3 cavities are of this same design




Figure 23: RF cavity assembly — cavity body with waveguide coupler, HOM damper waveguide stubs, and tuner plunger installed




Figure 24: Labeled RF cavity assembly — identifying the accelerating cell, input coupler, HOM damper ports, movable tuner plunger, probe port, and ceramic RF window




Figure 25: Movable tuner plunger assembly mounted below an RF cavity — the SLO-SYN stepper motor drives the plunger in/out to shift the cavity resonant frequency and minimize RF reflection under varying beam loading



Figure 26: HOM (Higher-Order Mode) load at an E-plane mitre bend in the waveguide stub — absorbs parasitic cavity modes that would otherwise cause beam instability




Figure 27: HOM load at an H-plane mitre bend — the three HOM loads per cavity (E-mitre, H-mitre, and plate) together damp all significant parasitic resonances above the fundamental accelerating mode




Figure 28: Water-cooled HOM load plate — dissipates HOM power as heat, carried away by the high-conductivity water cooling system.




Figure 29: Four RF cavities installed in the SPEAR3 storage ring tunnel (outward view, tuner side) — showing the complete cavity row with waveguide distribution network and interconnecting bellows runs visible

Component / parameter	Specification	Source
Motor	Superior Electric SLO-SYN M093-FC11 (NEMA 34D)	[R30]
Motor driver (in service)	Superior Electric SLO-SYN SS2000MD4-M PWM translator, one per motor (obsolete part)	[R29]
Motor controller (in service)	Allen-Bradley 1746-HSTP1 stepper module, one per cavity, in chassis 340-315	[R78]
Motor controller (to be upgraded)	Galil DMC-4143 Rev 1.3h, 4-axis	[R34], [R35]
Position feedback	Linear potentiometer on each tuner assembly (indication only — not used to close the loop)	[R36]
Step resolution	0.003175 mm/step ($1.27 \text{ mm/rev} \div 400 \text{ steps/rev}$)	rf_cav.db,v DIST
Slew setting	VELO=3 rev/s, equivalent to 3.81 mm/s; ACCL=0.5 s to velocity	Original record and device support [R78]
Software travel limits	−29.5 mm (DRV L) to +18 mm (DRV H)	rf_cav.db,v
Retry deadband	0.015875 mm (exactly 5 steps)	rf_cav.db,v
Loop rate	2 Hz, 4 independent instances of rf_tuner_loop.st,v	[R18]

Part III

POWER SYSTEMS

9 High-Voltage Power Supply — Power Section

9.1 Architecture Overview

The HVPS is a 12-pulse thyristor phase-controlled rectifier based on the PEP-II design (SLAC, 1997) [R6]. It delivers negative-polarity DC high voltage to the klystron cathode. The power section is located in Building B514; the control system is in Building B118.

Two complete HVPS units exist: **SPEAR1** and **SPEAR2**. Both are maintained in operating condition and connect to the klystron through a switch-over tank. At any time **one unit is energized and the other is completely switched off** — this is not a warm-standby arrangement. The roles are exchanged at the two scheduled accelerator downs each year (April and August), which equalizes run-time and gives maintenance access to the off-duty unit. Either SPEAR1 or SPEAR2 may be the active unit.

9.2 Power Conversion Chain

Figure 30 traces the conversion from the 12.47 kV substation feed to the klystron cathode.

Supply rating versus T0 rating. NWL’s schematic and the SPEAR2 nameplate rate the complete supply at **2750 kVA, 12.5 kV, 127 A RMS** [R70], [R75]. The separate nominal rating of the extended-delta phase-shifting transformer T0 is **350 kVA** in [R22]. This is consistent with the original paper’s statement that the phase-shifter size is less than 15% of the full-load MVA [R6]; its winding rating is not the station through-power rating.

Figure 31 is the annotated PEP-II schematic from which the SPEAR3 supply derives. The main oil tank (Figure 32) holds the transformers, inductors, filter components and rectifier stacks, with the thyristor stacks in their own isolated tank (Figure 33). Figure 34 shows the switch tank that selects which unit feeds the klystron. Figure 35 shows the installation as a whole and Figure 36 the NWL rating plate cited above; Figure 37 shows the tank top opened for the 2026 inspection.

9.3 Key Component Specifications

Component	Specification	Source
Complete HVPS as-assembly	2750 kVA input , 12.5 kV at 127 A RMS, three-phase, 60 Hz; output –90 kV DC at 27 A DC	NWL schematic [R70]; SPEAR2 nameplate [R75]
Phase-shift transformer T0	350 kVA nominal component specification ; extended-delta phase shifter producing two three-phase sets at $\pm 15^\circ$. Approximately 12.91 kV RMS line-to-line at the rectifier-transformer primaries for a 12.47 kV input	[R22]; [R6]; [R56]
Nameplate construction data	55 °C rise, Class OA (oil-immersed, self-cooled), 7.5% impedance , 95 kV BIL , 2,600 gallons of oil, 67,400 lb. NWL drawings: D36941 physical outline, D36943 electrical schematic	NWL rating plate [R75]

Component	Specification	Source
Rectifier transformers T1, T2	1.5 MVA each, open wye primary / dual wye secondary	SD-730-790-01-C1 [R9]; [R22]
Transformer secondaries	T1-S1 = T1-S2 = T2-S1 = 21.0 kV RMS φ - φ ; T2-S2 = 10.5 kV RMS	[R56]
Series DC stage taps	−26 kV, −52 kV, −77 kV, −90 kV (cumulative, as labelled on the schematic)	SD-730-790-01-C1 [R9]
SCR stacks (phase control)	12 stacks $\times$ 14 Powerex T8K7 = 168 thyristors. The schematic labels the thyristor-controlled rectifier assembly "40KV 80A"; this is not an individual-device rating	[R56]; SD-730-790-01-C1 [R9]
Thyristor snubbers / sharing	0.047 μ F across each thyristor; 0.015 μ F R-C snubber per stack; MOVs plus $\approx$ 20 M Ω sharing resistor per thyristor ($\approx$ 280 M Ω per stack)	[R56]
Filter inductors L1, L2	0.3 H, 85 A full load, 0.38 Ω DC resistance	[R56]; labelled "FILTER INDUCTOR" on SD-730-790-01-C1 [R9]
Secondary rectifiers	4 six-pulse main bridges in series, "RECTIFIERS 30KV 30A"; 4 filter bridges, "FILTER RECTIFIERS 30KV 3A AVG"	SD-730-790-01-C1 [R9]; [R22]
Filter capacitors	"CAPACITORS 8uFD 30KV" — 8 μF per stage $\times$ 4 series stages ($\approx$ 2 μ F net)	SD-730-790-01-C1 [R9]; [R56]
Filter series resistors	"FILTER RESISTORS 500 OHMS 1KW" — 8 total, two per stage, in oil	SD-730-790-01-C1 [R9]; [R22]
Additional output capacitor	0.22 μ F across the HVPS output (not shown on the top-level schematic)	[R56]
Crowbar SCRs (SCR13–16)	4 stacks in series, 6 thyristors per stack with 5 M Ω sharing resistors. The schematic labels the crowbar assembly "CROWBAR 40KV 80A" (per-stack device rating); the oil-to-oil feed-through bushings are separately rated 100 kV DC with 80 kA peak fault current	SD-730-790-01-C1 [R9]; [R22]; [R6]; [R56]
Cable termination inductors	350 μH, 40 A as built — labelled "350 μ H 40A" on the Grounding Tank drawing, where they are designated L1 and L2 . Each is shunted by a 25 kV / 100 A diode and a 30 nF / 37 kV capacitor. <i>SLAC-PUB-7591 [R6] describes "small 200 μH inductors in the termination tank" — that is the 1997 design figure; the as-built value is 350 μH.</i>	SD-730-790-05-C1 [R62]; [R6]

Component	Specification	Source
Output voltage divider	Two identical dividers, each five 20 MΩ resistors in series (100 MΩ) into two 1 MΩ resistors in parallel (500 kΩ) — R1–R7 and R11–R17 on WD-730-794-04-C0 [R71], in its "TRANSFORMER TANK WD-730-792-01" section. Each feeds a coaxial run (VOLTAGE 1 via J7, VOLTAGE 2 via J8) to TS-3 "VOLTAGE MONITORS" as DC-VOLTAGE #1 and #2. The 500 kΩ bottom leg is loaded by the regulator board's $\approx$ 10.5 kΩ input , which dominates it; the resulting end-to-end scale factor is $R_{\text{load}}/R_{\text{div}} = 10^4/10^8 = 1 \times 10^{-4}$, i.e. $\approx$ 10,000:1 (9.1 V at 91 kV) [R72]. Independently confirmed by the PS Monitor Board output labelled "+ Voltage 10 kV/V"	WD-730-794-04-C0 [R71]; [R72]; SD-730-793-12-C3 [R61]
Output HV cable	Mil-C-17/81-0001 (formerly RG-220), $\approx$ 101–103 pF/m; $\approx$ 10 m HVPS $\rightarrow$ transfer tank, < 50 m transfer tank $\rightarrow$ termination tank	[R56]
Regulator card	PC-237-230 (SD-237-230-14-C1), "PEP II RF System — Enerpro Voltage and Current Regulator Board"	[R12]

9.3.1 SCR Trigger and Monitor Electronics (SD-730-793 series)

The SD-730-793-xx drawings are **printed-circuit-board schematics for the trigger, interlock and monitoring electronics**.

Drawing	Title	Role
SD-730-793-03-C4	2MW Klystron PS 12 kV SCR Driver Board (M. Nguyen, 23 MAY 02)	Gate drive to the phase-control thyristor stacks. Opto-isolated 6N-139 input; CD4047B astable plus CD4528 monostables; MIC-4451 drivers into IXFH12N90 MOSFETs and a 60T/60T/60T pulse transformer. On-drawing timing diagram: TP1 = 50 μs $\pm$ 5%, TP2 = 16 μs $\pm$ 1 μs (adj. by R2), TP4–TP5 = 5 μs / 5 μs / 18 μs $\pm$ 5%
SD-730-793-04-C2	2MW Klystron Power Supply SCR Crowbar Trigger Board (M. Nguyen, 10-JUN-02)	Crowbar gate drive. Same 6N-139 / CD4047B / CD4538 / MIC-4451 / IXFH12N90 / 60T pulse-transformer topology, but on a millisecond envelope: TP1 = 50 ms (adj. by R1), TP2 = 5 ms, TP3 = 44 μs (adj. by R2), TP4–TP5 = 3 $\times$ 5 μs optical SCR trigger . A second output, J1 (SIP4) "Output Plug to Old Slave Trigger Bd" , driven by MIC-4427s, fires the slave boards so all four crowbar stacks trigger together
SD-730-793-07-C2	SCR Control Driver — Right Side Trigger Interconnect Bd	Carries J1 BNC "TRANSFORMER ARC TRIGGER" and J2 HFBR-2412 "F.O SCR ENABLE" receiver; drives $\pm$ A/ $\pm$ B/ $\pm$ C SCR trigger outputs; exchanges the COMMANDS bus (+12V PWR, 24V FAULT/ENABLE, FO SCR ENABLE, CB ENABLE, SLAVE CB TRIG, PLC FORCE CB, SLAVE CB OFF) with the left-side board

Drawing	Title	Role
SD-730-793-08-C1	SCR Control Driver — Left Side Trigger Interconnect Bd	Carries J1 BNC "KLYSTRON ARC TRIGGER" , J2 HFBR-2412 "F.O KLYSTRON CROWBAR" receiver and J3 HFBR-1412 "F.O STATUS" transmitter; MONITORING bus M1 (SCR ENABLE MON, CB TRIG MON, CB MONITOR, KLYS ARC MON, SCR MONITOR, KLYS CB MON)
SD-730-793-12-C3	2MW Klystron PS Monitor Board	Conditions the HVPS voltage and current monitors; outputs BNC1 "+ Voltage 10 kV/V" , BNC2 "+ Current 5A/V" , and a BNC3 "CROWBAR" input; isolated ± 15 V rails via two NMH2415S DC-DC converters
SD-730-793-13-C1	2MW Klystron Power Supply Optical SCR Trigger Board	Generates the gate pulse train through a 60T/60T/60T pulse transformer; power connector P1 carries +240 V, +120 V, GND, +5 V, AC OUT — matching the 240 V first pulse / 120 V subsequent pulses described in §9.6

These three fiber-optic ports — SCR ENABLE (right board), KLYSTRON CROWBAR (left board) and STATUS (left board) — are the B118 ↔ B514 fiber set.

Boards **-03**, **-04** and **-13** share the same **4DB-P107-06** power connector with the same pinout (+240 V, +120 V, GND, +5 V, AC OUT ×2), confirming that the two-level 240 V / 120 V gate-drive scheme is used on all three.

SCR variants: SD-730-793-04-C2 distinguishes optical and conventional SCR trigger configurations by R3/R37 values of 24.9 k Ω and 78.70 k Ω respectively. The 2004 SPEAR3 paper reports optical SCRs [R1]; this does not identify every presently installed stack.

Confirm SCR type and matching trigger-board configuration before replacing a board. [08]

Two generations of crowbar trigger board exist. sd7307940400.pdf is **SD-730-794-04-C0**, "SCR Crowbar Trigger Board", R. Cassel 11/08/99 — an earlier design using +15 V logic, a 6N-138 optocoupler, discrete IRFD9120/IRFD110 gate drivers and IXYTH12N90 switches, with R3/R4 = 147 k Ω . It was superseded by SD-730-793-04-C2 (2002), which uses +12 V logic, a 6N-139, MIC-4451 drivers and IXFH12N90 switches with R3 = 24.9 k Ω . The "Old Slave Trigger Bd" referred to on the 2002 sheet is most likely a board of this 1999 vintage. **Component values are not interchangeable between the two generations.**

9.4 Monitoring Signals (B514 → B118)

Four analog monitoring signals are sent from the HVPS power section to the B118 control room and are wired to a four-channel oscilloscope in the Hoffman Box area:

Signal	Purpose	Sensor
HVPS Output Voltage	DC voltage monitoring and regulation feedback	$\approx 10,000:1$ resistive divider
HVPS Output Current	DC current monitoring	Danfysik UltraStab DC-CT in the Termination Tank; output goes to both Slot-9 1746-NI4 Input 3 and the PS Monitor Board [R25]

Signal	Purpose	Sensor
Inductor 2 Voltage	T2 firing circuit timing verification (sawtooth)	Inductor tap
Transformer 1 Phase Current	T1 firing circuit health monitoring	Transformer CT

Two further sensors in the Termination Tank feed protection rather than monitoring: a **3.333 mΩ (15 A = 50 mV) shunt** in the HV return cable, wired via TS-6 20/21 to BNC-12 as the klystron arc trigger; and a **Pearson CT-110** (10 A/V) wide-bandwidth current transformer whose coaxial output feeds J1 of the Left Side Trigger Interconnect Board (SD-730-793-08-C1) and initiates a crowbar trigger on a large enough transient [R25].

9.5 Stored Energy and Discharge Times

The following estimates summarize the circuit models in J. Sebek's hazards note [R56]. Isolation, discharge and absence-of-voltage verification require the applicable approved procedure and qualified personnel. The models assume the identified discharge paths remain intact.

Component	Value	Stored energy	Time constant	Estimated decay time
Filter inductor (each of 2)	0.3 H at 85 A	1,084 J	< 0.1 s	< 0.1 s
Phase stack snubber capacitor	0.015 μ F at 18.26 kV	2.5 J	4.2 s	24.8 s
Per-thyristor snubber capacitor	0.047 μ F	40 mJ	0.94 s	3.1 s
Filter capacitors (normal shutdown)	$\approx$ 2 μ F net	8,788 J	< 1 s	< 1 s
Additional output capacitor	0.22 μ F	911 J	< 1 s	< 1 s
Output cables	$\approx$ 0.006 μ F	25 J	< 1 s	< 1 s
Total output capacitance (source removed, normal load)	$\approx$ 2.23 μF	$\approx$ 9,724 J	< 1 s	< 1 s
Total output capacitance (source and klystron load removed)	$\approx$ 2.23 μ F	$\approx$ 9,724 J	20.9 s	160 s
Filter capacitors (only filter-rectifier bleeders connected)	8 μ F per stage	8,788 J total	640 s	4,890 s $\approx$ 81.5 min

Capacitor times refer to decay below 50 V at the output, or below 12.5 V per series stage where that approximation is used. The inductor row describes current/energy decay, not a voltage clearance criterion.

Normal turn-off. The controller inhibits all phase-control stacks except B+ and B-, which provide a freewheel path for the primary-inductor current. The measured inductor voltage decays in about 10 ms. The source-free klystron-load model predicts capacitor decay below 50 V in about 250 ms, but an energized primary leaves approximately **1.3 kV** of rectified leakage at the output after firing is inhibited [R56]. A normal RF shutdown is therefore not electrical isolation.

Abnormal configurations. The 81.5-minute estimate assumes the filter-rectifier bleeders remain connected. Further disconnection or component failure can remove that path entirely. No finite discharge time is established here for an isolated capacitor.




Figure 30: HVPS power conversion chain, substation to klystron cathode.




Figure 31: PEP-II Klystron Power Supply — annotated circuit schematic showing the complete power conversion chain from the 12.5 kV 3-phase input through the disconnect/breaker, phase-shifting transformer (T0), thyristor-controlled rectifier bridges (40 kV, 80 A), filter inductors, secondary rectifier stages, 8 μ F/30 kV filter capacitors, 500 Ω /1 kW filter resistors, 30 kV/30 A rectifiers, Crowbar, and Termination Tank to the Klystron (90 kV, 27 A). The intermediate DC levels labelled on the power stage outputs (–26 kV, –52 kV, –77 kV, –90 kV) are cumulative stage tap voltages. The SPEAR3 HVPS is directly derived from this PEP-II design

9.6 Control Power and Trigger Pulses

Item	Specification
DC control power	125 V DC from Substation 507, used by the local contactor controller in the switchgear; also feeds its local MPS for transformer tank overpressure, main tank oil temperature, and LCW flow through the oil cooling radiators
AC control power	Three phases of 208 V AC — one for the contactor controller, one for the main-tank oil pump, one for the switchgear compartment light
Thyristor gate trigger pulses	Trains of 16 μ s pulses in 15° bursts; first pulse 240 V, subsequent pulses 120 V. Similar amplitudes fire the crowbar thyristors




Figure 32: HVPS2 main oil tank at Building B514 — this large oil-immersed enclosure houses the phase-shift transformer (T0), the two rectifier transformers (T1, T2), the two filter inductors, four filter capacitors with their eight resistors, and the main and filter diode rectifier stacks. The SCR phase controller and the SCR crowbar are mounted inside it in their own isolated oil tanks with oil-to-oil bushings, so either can be serviced without contaminating the main tank oil [R6]. SPEAR1 is an identical installation




Figure 33: Thyristor stack assemblies inside the HVPS2 phase tank, viewed into the side access opening with the cover removed — showing columns of Powerex T8K7 SCR thyristor discs (flat black cylinders) paired on copper bus bar assemblies with gate driver signal wiring; this photo was taken with SPEAR2 drained and accessed during the April 2026 scheduled downtime; SPEAR1 contains identical hardware



Figure 34: HVPS cable switch tank at Building B514 — provides the switchover connection between the SPEAR1 and SPEAR2 HVPS units and the klystron HV cable; allows the active unit to be changed without disconnecting the klystron high-voltage cable



Figure 35: HVPS2 installation at Building B514 showing the large beige oil-filled power supply enclosures, "SPEAR 2" identification label, and "DANGER HIGH VOLTAGE" placard on the panel door; the cable trays, conduit runs, and grounding conductors are visible overhead; a "DO NOT ENERGIZE" lock-and-tag notice is visible at left (SPEAR2 is the off-duty unit); SPEAR1 forms an identical installation on the right of SPEAR2




Figure 36: NWL manufacturer's rating plate on the SPEAR2 transformer tank, at the left-hand end of the installation above. It reads: **Model No. 39308, 2,750 kVA klystron power supply**, input **12.5 kV at 127 A AC, 3-phase, 60 Hz**, output **–90 kV DC at 27 A DC**, 55 °C rise, Class OA, 7.5% impedance, 95 kV BIL, 2,600 gallons of oil, 67,400 lb. The plate also carries the winding and rectifier schematic with its cumulative DC stage taps, and cites NWL drawings D36941 (physical outline) and D36943 (electrical schematic). SPEAR1 carries an identical plate



Figure 37: HVPS2 main oil tank being accessed from the top during the 2026 HVPS inspection — revealing the internal copper bus bar assembly and SCR bridge structures below

10 HVPS Control System (B118)

10.1 Overview

Each HVPS unit has **two** Hoffman NEMA enclosures of its own, standing side by side in Building B118. Both are called "the Hoffman box" in conversation — indeed the door label on the smaller one reads "**SPEAR 1 HOFFMANN BOX**" — so this document keeps them apart by function:

- The **controller enclosure** — the large cabinet, titled **TRIGGER ENCLOSURE** on its own master wiring diagram WD-730-790-02-C6 [R63]. It holds the SLC-500 PLC, the analog regulation electronics, the Enerpro SCR firing boards, the power supplies, the terminal strips and the fiber-optic interfaces. Its door carries the unit identification label, a DANGER HIGH VOLTAGE placard, the lock-and-tag procedure form and the SLAC HV Switching Order. §§10.2–10.5 describe its contents.
- The **local control panel** — the smaller enclosure beside it, which is the operator interface: a QuickPanel II touchscreen, four permit status lamps, ON and OFF pushbuttons, an EMERGENCY OFF mushroom and the PERMIT key switch. It appears on [R63] as the **LOCAL CONTROL PANEL** block.

SPEAR1 and SPEAR2 each have a complete pair; the off-duty unit's pair is de-energized along with its power section. Figure 38 shows the two enclosures side by side — SPEAR1 active in Figure 38a and SPEAR2 switched off in Figure 38b. Figure 39 shows the controller-enclosure interior and Figure 40 the local control panel.



(a) SPEAR1 — the active unit. The door carries the identification label, a DANGER HIGH VOLTAGE placard, the lock-and-tag procedure form and the SLAC HV Switching Order.



(b) SPEAR2 — identical hardware, switched off. The posted oscilloscope trace shows 12-pulse thyristor firing waveforms from HER B-2, circa 2007.

Figure 38: HVPS controller enclosures in Building B118. The two units are identical; one is energized and the other completely switched off, with the roles exchanged at each scheduled down.




Figure 39: HVPS controller enclosure interior (SPEAR1) — the SLC-500 PLC rack (centre, a 10-slot chassis carrying the CPU and I/O modules in slots 0–9 with slot 4 empty, labelled "SPEAR 1 RFHVPS"), four blue switching power supplies PS-1 to PS-4 (120 V $\times$ 2, 240 V and 5 V rails), the Enerpro FCOG6100 SCR firing board (dark blue PCB, lower centre), the analog regulation board (green PCB), and terminal strips TS-1 to TS-6 in the lower section; the BNC monitoring output panel is at lower right.



Figure 40: SPEAR1 local control panel labelled "SPEAR 1 HOFFMANN BOX". Across the top are the four permit status lamps **PPS PERMIT**, **EMERGENCY OFF**, **KEY ENABLE** and **WAVEGUIDE PERMIT** — LED1 to LED4 of the LOCAL CONTROL PANEL block on [R63] — all lit green here. Below them are the OFF and ON pushbuttons, the EMERGENCY OFF mushroom, and the **PERMIT** key switch, which must be turned from **DISABLE** to **ENABLE** before the HVPS can be switched on; the key contact drives SLC-500 slot 6 IB16 IN12, labelled "KEY ENABLE" on [R63]. The QuickPanel II touchscreen is the local operator display, with a taped warning that only its lower-left corner may be touched to wake it, because a stray touch elsewhere can shut the RF HVPS off. SPEAR2 has an identical panel.

10.2 SLC-500 PLC Hardware Configuration

Slot	Module	Function
0	SLC-500 CPU (AB-1747-L532)	Main processor
1	1747-DCM (DCM-FULL)	Remote I/O adapter — presents the SLC-500 to the VXI 6008-SV1R scanner as RIO rack 1
2	1746-IO8	8-point digital I/O. OUT3 (terminal 5) drives the Ross Grounding Switch coil (120 VAC); also 12 kV and 240 V control
3	Thermocouple Module	8-channel temperature sensing (4 channels actively scaled)
4	(empty)	Unused slot
5	1746-OX8	8-point relay output. OUT1 = Contactor On/Off (TS-5 2); OUT2 = Contactor Enable → K4 coil (TS-5 4); also SCR enable, crowbar, fast inhibit
6	1746-IB16	16-point 24 V DC digital input — interlock, oil-level, arc, permit and PPS status. Complete input map in §10.2.1
7	1746-IV16	16-point 24 V DC digital input. IN0 = Blocking relay; IN1 = Overcurrent; IN2 = Contactor Closed/OK; IN3 = Contactor Ready; IN13 = Ross Ground Relay NO
8	AB-1746-NIO4V	4-channel analog I/O (voltage reference output, phase angle readback)
9	AB-1746-NI4	4-channel analog input. IN3 = Danfysik DC-CT output (HVPS current); also AC current and voltage monitors

10.2.1 Slot 6 — 1746-IB16 digital input map

WD-730-790-02-C6 [R63] prints all sixteen input labels along the terminal block of the slot-6 module, numbered 0–15 with terminals 16 and 17 as DC COM. Seven of the sixteen are independently corroborated — five by the PLC symbol database [R27] and six by the PPS wiring trace [R25], overlapping on four — and all seven agree position for position.

IN	Label as drawn	Wire	Cross-check and notes
0	SCR DISABLE	YEL	Drawing only
1	CROWBAR TRIGGER MON	BLU	Drawing only
2	CROWBAR MONITOR	GRAY	Drawing only
3	KLYSTRON ARC MONITOR	BLK	Drawing only
4	SCR MONITOR # 1	RED	Drawing only
5	XFORMER ARC MONITOR	BLK	Drawing only
6	SCR MONITOR # 2	RED	Drawing only
7	KLYSTRON CB MON	BRN	[R27] names this point KLYSTRON_CROWBAR
8	GRN TANK OIL OK	RED	[R27] "GRN TANK OIL LEVEL"; [R25] Grounding Tank oil level

IN	Label as drawn	Wire	Cross-check and notes
9	GRN SWITCH CLOSED	GRAY	[R27] "Grounding Switch closed"; [R25] manual grounding-switch auxiliary contact
10	CROWBAR OIL LVL OK	VIOL	[R27] "CROWBAR OIL LEVEL"; [R25] crowbar tank oil level
11	SCR OIL LEVEL OK	YEL	[R27] "SCR OIL LEVEL"; [R25] SCR phase tank oil level
12	KEY ENABLE	ORG	The PERMIT key switch on the local control panel, which must be at ENABLE before the HVPS can be switched on
13	EMERGENCY OFF	BLK	The EMERGENCY OFF mushroom on the local control panel
14	PPS # 1	GRN	PPS enable channel 1, GOB pin E; the same wire drives the PPS4 red status lamp [R25]
15	PPS # 2	BLU	PPS enable channel 2, GOB pin G; the same wire drives the PPS3 red status lamp [R25]
16–17	DC COM	—	Module commons

What is not established: [R27] lists addresses I:6/0–I:6/6 and I:6/12–I:6/15 with their **symbol fields blank**, so their correspondence to ladder rungs and to EPICS PVs has not been traced.

10.3 Control Functions

The PLC implements the following control functions in ladder logic:

1. **Power-up/power-down sequencing** — Orderly startup of contactors, SCR drives, and HVPS output
2. **Voltage reference generation** — Converts the EPICS setpoint (via VXI → Remote I/O) into the analog reference for the regulator board
3. **SIG HI feedforward** — Computes an approximate SIG HI value for the Enerpro board from the target voltage
4. **Safety interlock monitoring** — Monitors oil levels, temperatures, PPS status, fiber optic signals
5. **Crowbar management** — Arms/disarms crowbar protection, handles crowbar events
6. **Communication** — Exchanges input and output data tables with the VXI IOC over the Remote I/O link

Key PLC Registers:

Register	Purpose
N7:10	Voltage reference output (to analog regulator)
N7:11	Phase angle / SIG HI feedforward
N7:100–N7:107	Thermocouple raw readings
N7:110–N7:113	Scaled temperature values
I:1 / O:1	Remote I/O data words (VXI interface)

PPS-related ladder rungs (from the original code review in [R25]):




Figure 41: HVPS analog voltage regulation loop. The analog regulator card compares the PLC reference with the HVPS output voltage feedback and generates a *bipolar* error signal; that error is weighted and added to the PLC’s *unipolar* feedforward output to form SIG HI. Power-line harmonics are clearly visible on the error signal in normal operation.

Rung	Function
0002	In series with master-ready → Close Contactor (0:5/1)
0014	PPS 1 → sets the emergency-off bits
0015	PPS 1 in parallel with PPS 2 → sets B3:1 ”PPS ON”
0016	PPS 1 in series with PPS 2 (and other conditions) → energizes the Ross Grounding Switch relay coil
0017	In series with Touch Panel Enable and Emergency Off Clear → OX8 OUT2. <i>The rung is labelled ”Crowbar On” in the PLC listing, but [R25] concludes the label is wrong and that this rung actually drives Contactor Enable / the K4 coil.</i>
0068	PPS 2 in series with the touch-panel key enable → Bias Power (120 VAC to the Kepco supplies)

10.4 Analog Regulation

The voltage regulation loop is a **summing** arrangement, not a simple cascade: the PLC supplies both a feedforward estimate of SIG HI *and* the reference for an analog error amplifier, and the Enerpro SIG HI input is the sum of the two [R40]. Figure 41 shows the arrangement.

The analog regulator card (PC-237-230, drawing SD-237-230-14-C1) compares the PLC reference with the HVPS output voltage feedback and generates a bipolar error signal; that error is weighted and added to the PLC's unipolar feedforward output to form SIG HI. Power-line harmonics are clearly visible on the error signal in normal operation [R40].

10.5 Terminal Strips and External Connections

The inventory below follows the source drawings and analysis; incomplete or conflicting terminal assignments still require a field record. [O4] [O9]

Internal wiring in the controller enclosure is organised on numbered terminal strips (reference drawing WD-730-790-02-C6 [R15]). The strips identified in the original PPS wiring trace [R25] are:

Terminal strip	Function	External cable
TS-2	Control power supply distribution — system common, $\pm$ rails, status	Internal
TS-3	Voltage Monitor. Drawn on WD-730-790-02-C6 [R63] directly against a block titled "PEP2 RF SYSTEM KLY PS MONITOR BD SD-730-793-12" and labelled VOLTAGE MONITOR. Terminals: DC VOLTAGE *1, DC VOLTAGE *2, COM, VOLTS, AMPS, COM, -15 V, $+15$ V, CURRENT 5A/V	Internal
TS-4	Transformer interlocks	To HVPS tanks
TS-5	Contactor controls, 15 terminals (B118 $\rightarrow$ Switchgear)	Belden 83715 (15C #16 Teflon)
TS-6	Grounding tank / Termination Tank, 21 terminals (B118 $\rightarrow$ B132)	Belden 83709 (9C #16 Teflon) + Belden 83715
TS-7	Power distribution	Internal
TS-8	PPS permits — PPS 1 on terminal 1, PPS 2 on terminal 3, common on terminal 6	From PPS GOB1208PNE connector

PPS status indication is *not* on a terminal strip: the four external status LEDs (two green, two red) on the top left of the controller enclosure are wired to an **AMP 8-pin connector, J2** [R25]. WD-730-790-02-C6 [R63] draws the four LEDs between the mating pair **AMP-8PINM P2** (LED pigtails) and **AMP-8PIN J2** (cable), and labels them individually: **PPS1 LED1 GRN**, **PPS2 LED2 GRN**, **PPS3 LED3 RED**, **PPS4 LED4 RED**. The **PPS GOB1208PNE** connector appears alongside them on the same sheet.

10.5.1 What the four lamps are wired to

PPS pin pairing and readback excitation need verification against installed behavior. [O6]

Each lamp is a bare LED with its anode on one PPS circuit node and its cathode on the system common (GOB pin **H** — TS-5 1/8, TS-2 2/4/6, TS-6 2). The anode assignments below are given identically by the drawing [R63] and by the terminal-by-terminal trace [R25], down to the cable colour code.

Lamp	J2 anode / cathode	Pin	Circuit the anode sits on	Lamp follows
PPS1 LED1 <i>green</i>	1 (RED) / 2 (RED/BLK)	B	Chain-1 contactor readback; distinguish disconnect-panel TB2 from HQ3 TB2 (??)	Intended closed readback for contactor open; excitation and pin pairing unverified

Lamp	J2 anode / cathode	Pin	Circuit the anode sits on	Lamp follows
PPS2 LED2 <i>green</i>	3 (BLU) / 4 (BLK)	D	Chain-2 grounding read-back: TS-6 11–12 → Ross grounding-switch auxiliary contact	Readback loop made: grounding switch CLOSED , HV bus grounded
PPS3 LED3 <i>red</i>	5 (WHT) / 6 (WHT/BLK)	G	PPS 2 enable : TS-8 3, and SLC-500 slot 6 IB16 IN15 (drawn "PPS #2" on [R63])	PPS is granting the Chain-2 permit: grounding switch may be held open
PPS4 LED4 <i>red</i>	7 (GRN) / 8 (GRN/BLK)	E	PPS 1 enable : TS-8 1, and SLC-500 slot 6 IB16 IN14 (drawn "PPS #1" on [R63])	PPS is granting the Chain-1 permit: contactor may close

These indicators are hardwired to PPS circuit nodes rather than driven by PLC outputs [R25], [R63]. That does not make them independent proof of contact position or absence of voltage: illumination depends on external circuit excitation, common-return integrity and the unconfirmed PPS pin assignments.

10.5.2 Indicator interpretation limits

The table gives the intended interpretation of the circuit nodes. A dark lamp can indicate a missing permit, an open return, absent readback excitation or a failed indicator. A permit and its readback may coexist during a transition. These observations alone neither isolate a fault nor authorize access. Record all four lamp states against verified contact positions during the PPS validation walk-down.

The adjacent local control panel has a separate **PPS PERMIT** lamp on the PPS 2 line (GOB pin G), in series with the emergency-off contact [R63]. It does not indicate both PPS channels. The PPS 1 line also enters the local emergency-off/key-switch circuit [R25].

Verification limits: TS-1 is unidentified; TS-5 has conflicting source labels. The TS-5/TS-6/TS-8 trace in [R25] needs verification against the installed system. See Open Items, O1, O4, O6 and O9.

11 Enerpro SCR Firing System

11.1 Overview

The documented board set is an **Enerpro FCOG6100 Rev K with an FCOAUX60 Rev D auxiliary firing board** [R40]. The supply has two phase-shifted six-pulse power bridges, but the vendor schematic describes FCOAUX60 as an auxiliary gate-drive board, not a standalone 30° delay generator [R13], [R28].

For the upcoming upgrade. The **Enerpro FCOG1200** is a genuine 12-pulse board and is the *replacement* selected for the HVPS controller upgrade; it is not installed. Everything in this section describes the FCOG6100 + FCOAUX60 set that is in service today.

11.2 Current Hardware

Board	Model	Revision	Serial Numbers	Schematic
Main firing boards	Enerpro FCOG6100	Rev. K	SPEAR1: 41506 in [R40], 41504 in [R72]; SPEAR2: 50470	Enerpro E128; SLAC SD- 237-230-12-R0 [R13]
Auxiliary firing boards	Enerpro FCOAUX60	Rev D	SPEAR1: 03198; SPEAR2: 03813	[R40], [R72]

11.2.1 The regulator board and how SIG HI is actually formed

The SIG HI control voltage handed to the Enerpro board is produced by the SLAC-designed regulator card **SD-237-230-14-C1** (board designation PC-237-230). Its internal architecture is documented in detail by J. Sebek [R72], and three features of it are operationally important.

(a) **It is a minimum-select, not a sum.** The board has two analog control chains — one for the negative output *voltage*, one for the positive input *current* — processed through identical signal-conditioning and error-amplifier stages. They are combined through a **non-linear diode "summing junction"** in which the **anodes of two diodes are tied together**. The *lower* of the two cathode voltages wins and sets the common anode voltage, which becomes the control voltage sent to the Enerpro board. A 15 V DC supply through a 10 k Ω resistor keeps the conducting diode biased, and a **10 V Zener** clamps the anode. In other words the two loops compete and **whichever demands less output takes control** — the classic voltage-or-current-limit arrangement.

(b) **Voltage regulation dominates at the documented operating point.** The AC-current reference at J4-2 (IL1) is the Enerpro +5 V reference. With the approximately 2 V current readback in [R72], the current error amplifier saturates positive and does not win the minimum-select. This operating-point analysis does *not* prove that it can never take control at higher current. The separate overcurrent comparator remains a protection function; its as-set threshold requires verification.

(c) **AC and DC current are separate measurements.** The regulator uses rectified 300:5 input CT signals and a drawing-stated 0.5 Ω burden [R67], [R70]. The Danfysik transducer separately measures cathode DC current. Confirm the burden and the Slot-9 input mapping, for which [R72] contains conflicting prose and table entries. [O10]

Signal path summary

Signal	Path
Voltage reference (set-point)	AB Slot-8 Output 0 → J4-1 / J4-7. <i>On the board schematic this input is confusingly labelled "POS. VOLTAGE LIMIT COMMAND"; it is the reference voltage input, not a limit</i> [R72]
HV readback	Voltage dividers (§9.3) → J1A / J1B "NEG. VOLTAGE SENSE" → INA117 → error amplifier
Voltage monitor out	BUF634 → 1 k Ω → J3-1 → AB Slot-8 Input 0
Current monitor out	BUF634 → J3-2 → AB Slot-9 In-0, per the measurement table in [R72]; that source's prose says In-1. Confirm the installed connection against [R63].
Current reference	Enerpro +5 V reference → J4-2 (IL1)
Control voltage out	Diode minimum-select → J4-3 SIG-HI → Enerpro SIG HI input

Loop dynamics The voltage input network has a nominal 0.01 s time constant (15.9 Hz corner). With $R_{FB1} = 10.0 \text{ k}\Omega$, $C_{FB1} = 2.0 \text{ }\mu\text{F}$ and $C_{FB2} = 1.0 \text{ nF}$, the error amplifier contributes an integrator, a 7.96 Hz zero and a 15.9 kHz pole [R72]. Integral action removes steady-state error only for a stable, unsaturated closed loop; these component values alone do not establish whole-station bandwidth or stability.

Protection thresholds The overvoltage comparator is adjustable from 2 V to 12 V, approximately 20 kV to 120 kV at the nominal divider scale. Trip states latch in a CD4044B. The cited sources do not supply accepted and as-found voltage/current trip settings.

Test points

TP	Measures
TP1	Output of the current difference amplifier
TP2	Output of the over-current comparator
TP4	Inverted voltage difference of the negative voltage sense
TP5	Output of the inverting error amplifier
TP8	Output of the over-voltage comparator
TP9	Inverted input of the voltage reference
TP10	Over-voltage threshold setting
TP11	Over-current threshold setting
TP12	Inverted reference value generated by the Enerpro board

11.3 Phase References

Enerpro firing boards normally take their phase references from the *rectifier transformer secondaries*. The SPEAR3 HVPS cannot do this: there are no accessible secondary references, so the timing is instead derived from **monitor windings on the legs of the phase-shifting transformer T0**. Those windings lead one rectifier transformer primary by 15° and lag the other by 15° — they are not in phase with either bridge.

Measured characteristics of these references, on both SPEAR1 and SPEAR2 [R40]:

Property	Value
Waveform	Sinusoidal, $\approx$ 190 V peak-to-peak
Source impedance at the HVPS	500 Ω
Voltage ratio of the monitor windings	$\approx$ 100:1 (125 V φ - φ for 12.5 kV φ - φ), 5 A RMS rating [R22]

On the installed FCOG6100 these three references enter through **connector J5** as off-board phase references and are scaled by the on-board resistors **R37, R38 and R39** (J5-1 = R37 = phase A, J5-3 = R38 = phase B, J5-5 = R39 = phase C). Inside the board the references are pulled to +5 V DC through 15 k Ω resistors in RN1, divided by RC networks, and squared up by LM324 comparators in the phase-detection circuitry [R40].

Resistor value — standard vs. SLAC. The Enerpro schematic [R13] gives R31–R39 as **1.9 M Ω** , $\frac{1}{2}$ W, 1%, **RN70** in its parts list, and Note 10 states *"FOR OFF-BOARD PHASE REFERENCES: INSTALL*

R37-R39 AND J5. OMIT R31-R33 AND T1.” SLAC's boards have **R37–R39 changed to 200 k Ω** to suit the ≈ 190 Vpk-pk monitor-winding reference, which is much lower than the line voltages the standard 1.9 M Ω value assumes; Sebek works the Thevenin equivalent using 200.5 k Ω (200 k Ω plus the 500 Ω source impedance) [R40]. Both values are correct for their respective contexts and must not be interchanged.

Connector roles on the FCOG6100 (from the schematic notes [R13]):

Connector	Role
J5	Off-board phase references (Note 10) — the path used at SPEAR3
J7	Provided for test reference inputs (Note 11)
J8	Cable to the FCOAUX60 auxiliary board, for gating paralleled SCRs (Note 12)
J10	50/60 Hz jack (added at revision J)
J1/P1, J2/P2	Gate drive: +A/+B/+C for line-to-load SCRs; –A/–B/–C for load-to-line SCRs

Two on-board jumper blocks configure the board: **PP1 phase reference selection** (positions 1,2,3 open + 4,5,6 closed = 0°; the reverse = –30°) and **PP1 gate pulse profile selection** (120° burst / 2 $\times$ 30° bursts / 2 $\times$ 60° spaced pulses). The SIG HI input path is buffered by U6 with span (R42) and bias (R43) trim; Note 18 records that R52 = 150 k Ω suits 0 V < SIG HI < 5.0 V while R52 = 249 k Ω suits 0.9 V < SIG HI < 5.9 V.

The “Phase Reference Adapter” is an upgrade item, not legacy hardware. The FCOG1200 has no place for input resistors between its J7 connector and the phase-detection circuitry, so a small adapter board is being designed for the upgrade: three inputs, **six** resistors, six outputs — 3 $\times$ 576 k Ω to J7 pins 1–3 and 3 $\times$ 200 k Ω to J7 pins 4–6, with Enerpro replacing RN4A–C with 66.5 k Ω and RN4D–F with 287 k Ω so that one triplet is advanced and the other retarded by 15°. The mating connector is TE 3-640440-8 (Enerpro C2MTAPLG08). None of this exists in the installed system [R58].

11.4 Legacy vs. Upgrade Firing Board

	Installed (legacy)	Selected for upgrade
Board(s)	FCOG6100 Rev K (six-pulse) + FCOAUX60 Rev D (auxiliary drive)	FCOG1200 Rev L (native 12-pulse)
Phase reference entry	J5, with on-board R37–R39 = 200 k Ω	J7, via a custom external adapter (§11.3)
Phase-reference matching	Installed phasing and trigger distribution require verification	Proposed RN4 modifications with matched 0.033 μ F capacitors [R58]
Auto-balance	Not used	On-board trimpot adjustment only (no independent bridge monitoring available)
SIG HI input	Terminated into an inverting op-amp input held at +5 V DC (R49/U6)	High-impedance buffer input, nominal 0.8–5.8 V range
Status	In service; obsolete, limited vendor support	Not yet procured/installed

12 Arc Protection and Crowbar System

12.1 Four-Layer Protection Architecture

The HVPS implements a 4-layer arc protection system to protect the klystron from destructive energy discharge during arcs. **The response times below distinguish signal latency from physical response** — the two differ by orders of magnitude, and it is the physical response that bounds the protection:

Layer	Protection	Signal latency	Physical response	Mechanism
1	SCR firing inhibit	Not measured here	4–8 ms , PEP-II result	Inhibit rectification and freewheel primary-inductor current through a conducting phase leg. Interruption depends on AC phase and commutation [R6].
2	Crowbar firing	Not measured here	$\approx 10 \mu\text{s}$, PEP-II result	Trigger four series crowbar stacks; the quoted delay is to conduction, not the total sensor-to-trip latency [R6].
3	Filter capacitor isolation	—	Passive circuit response	Series filter resistors limit energy delivered from the capacitor bank during an arc.
4	Cable termination inductors	—	Passive circuit response	Limit cable-discharge current. The 1997 design uses $200 \mu\text{H}$; the SPEAR3 grounding-tank drawing specifies $350 \mu\text{H}$, 40 A [R6], [R62].

Layers 1 and 2 are actively commanded — in the legacy system by the **Fast Interlock Chassis 340-308** and, on a slower supervisory path, by the **SLC-500 HVPS PLC**. Layers 3 and 4 are passive properties of the circuit topology.

12.2 Klystron Arc Energy Budget

The PEP-II paper cites two klystron protection criteria: arc energy below 60 J and I^2t below $40 \text{ A}^2 \text{ s}$ [R6]. These are different quantities, not interchangeable limits without an arc model. Its reported results are:

Condition	Energy reaching the klystron
Crowbar operating, PEP-II test configuration	< 5 J
Crowbar disabled, general result in abstract	< 40 J
Crowbar disabled, with described termination inductors	< 20 J

The rectifier/resistor/filter arrangement limits energy delivery even without crowbar action. These published design results are **not a fault-tolerance certification of the installed SPEAR3 units**; installed component condition, trigger timing and cable configuration require their own acceptance evidence. The $200 \mu\text{H}$ termination inductors described in [R6] also differ from the $350 \mu\text{H}$ drawing value in [R62].

Part IV

PROTECTION AND SAFETY SYSTEMS

Protection is distributed among the Fast IC/AIM hardware, the independent VXI MPS shutoff interface, the RF MPS PLC, the HVPS PLC and IOC supervision. PPS controls the primary contactor and grounding-switch functions separately from equipment protection. Hardware actions do not wait for the IOC, but complete installed-path latencies are not established by the cited sources. The PEP-II power-stage results in §12 must not be used as end-to-end SPEAR3 trip times.

This part of Doc L summarizes the three protection subsystems (PPS, RF MPS, and Fast IC / interlock chain). For the complete interlock architecture — including full signal flow diagrams, per-actor input/output tables, fault timeline examples, compliance analysis, and detailed fault data access procedures — see Doc I [R73].

13 Personnel Protection System (PPS) Interface

13.1 Overview

The PPS interface controls two critical safety functions: the HV vacuum contactor (which connects 12.47 kV AC power to the HVPS) and the Ross grounding switch (which grounds the HVPS output for safe access).

Review priority: Both chains involve the SLC-500 PLC. The contactor chain also has a hardware PPS supply dependency, whereas the documented Ross-switch output has no separate series PPS interrupt [R25]. This is a personnel-protection review issue; compliance and access authorization must be determined by the responsible PPS authority, not inferred from this architecture summary.

13.2 Legacy PPS Chain 1: HV Contactor

Figure 42 shows both legacy chains: Chain 1, described here, interrupts the 12.47 kV supply at the vacuum contactor; Chain 2 grounds the HVPS output at the Ross switch.




Figure 42: The two legacy PPS chains.

13.3 Legacy PPS Chain 2: Ross Grounding Switch

Logic: Rung 0016 requires PPS 1 *and* PPS 2, with other conditions, to energize the Ross-switch coil. Removing either permit commands de-energization; actual grounding still depends on output and switch operation. Rung 0015 ORs the permits into a status bit, so "PPS ON" is not proof that both permits are present [R25], [R26].

Pin-letter caveat: The E–F/G–H enable and A–B/C–D readback assignments remain assumptions in [R25]; see Open Items, O6.

13.4 Identified Issues

The K4/RR interpretation requires an installed-wiring check. [O1] The manual grounding-switch contact sense also differs between the schematic and the test-stand wiring drawing. [O2]

Issue	Severity	Details
PLC in PPS chain	Critical	Both PPS chains route through SLC-500 PLC ladder logic
PPS wiring exposed	High	PPS wires terminate on TS-5, TS-6 and TS-8 inside the HVPS controller enclosure, co-located with non-PPS wiring
Ross switch PLC dependency	High	Ross switch coil is driven by a PLC 120 VAC output (Slot-2 IO8 OUT3), with no hardware PPS element in series
K4/RR relay labels	Medium	[R25] infers that the PPS/reset labels on WD-730-794-02-C0 are swapped and that K4 NO / 86 NC contacts are omitted from the MX path. Confirm the installed relay functions and issue reconciled drawings; the note explicitly leaves field verification open.
Contactor re-close delay	Low	Because K4 removes all control power from the contactor controller, capacitor C6 must recharge before K3 can re-energize — this is why the contactor takes several seconds to re-close after a PPS enable is restored [R25]
Hardware obsolescence	High	SLC-500 and 1746 modules are end-of-life

13.5 Relay Chain Details (Contactor Disconnect Panel)

Confirm historical switchgear device/rating details, including the temperature sensor marked for later addition, against the installed equipment. The SPEAR-only low-pressure switch on [R68] also needs a verified test record.


Component	Function	Type
K4	PPS Control Relay — energized from OX8 OUT2 with the PPS common as its return; two NO contacts, one interrupting controller control power and one in series with the MX coil	Relay
MX	Remote Control Relay, 24 V DC [R69] — must be energized for K1 (and hence the L2 closing coil) and stays energized to hold L1	Relay

Component	Function	Type
RR	Remote Reset Relay, 24 V DC [R69] — its NC contact is in the TX latch chain; energizing RR clears a latched TX overcurrent trip	Relay
IP	Interposing Relay, 24 V DC [R69] — added at revision 2 of the original LBL drawing alongside 27, MX and RR. Not described in any derived note; presence at SPEAR3 unconfirmed	Relay
27	Under Voltage Relay [R69]	Relay
01 / LT	Local Control Switch — Trip [R69]	Switch
M	Main operating and holding coils [R69]	Coil
TX	Auxiliary tripping relay — summarizes the eight overcurrent protection relays (instantaneous 50A/B/C/N and time 51A/B/C/N) and latches; must be de-energized for L1 to hold	Relay
L2	Closing coil — high-power coil that initially closes the vacuum contactor, fired from the stored-energy capacitor bank	Coil
L1	Holding Coil — maintains the vacuum contactor closed once L2 has closed it	Coil
S4, S5	HQ3 auxiliary contacts on TB2 terminals 15–17 and 18–20, NO/COM/NC [R66]. S5 supplies the PPS readback (??). Do not confuse HQ3 terminal numbering with the separately named disconnect-panel terminal block [R67].	Contact
Vacuum Contactor	Ross Eng. HQ3 , P/N 813203. The original 1977 drawing lists 14.5 kV, 400 A, three poles, 50E fuses and 50/5 CTs [R69]; these historical protection ratings are not an inventory of the installed SPEAR3 fuse/CT configuration.	HV contactor
Controller	Ross Eng. HCA-1-A , P/N 820360 — contactor controller / energy-storage driver ([R65] system view; [R66] internal schematic)	Controller

Opening Timing The original controller sequence [R65] states:

Stage	Time
Hold-in after loss of AC control voltage	≥ 170 ms
L1 holding solenoid dropout	within 1 cycle (≈ 17 ms)
HV contacts clear	a further $\frac{1}{2}$ – 1 cycle , nominally at the first current zero
Loss of control power to interruption	Order 0.2 s from the stated stages, not a maximum bound ; blocking and stored-energy conditions affect opening
Recharge before reclose is possible	a few seconds (K2 ready relay waits on the MT1 voltage sensor)

Blocking condition: The original LBL drawing describes a 2000 A blocking threshold [R69]. The later controller sequence states that BR can bypass normal opening commands while fault current persists [R65]. Fuse coordination, installed pickup settings and PPS response under this condition require switchgear/PPS review; the historical drawing does not establish current settings or a maximum interruption time.



The dashed line is not confirmed: the GOB1208PNE pin pairing is recorded as an unconfirmed assumption and remains a field-verification item.

Figure 43: PPS contact readback trace across four drawings.

Stored Energy in the HCA-1-A Driver The HCA-1-A contains **300–400 V DC** stored-energy circuits. Its drawing describes door-interlock discharge within 5 s and passive decay to about 80 V in 5 minutes or 40 V in 10 minutes [R66]. These are source-stated expectations, not verified discharge times for the installed unit. Do not use them as access criteria or as a substitute for an approved isolation/discharge procedure and absence-of-voltage testing.

The drawings agree on the internal HQ3 S5 contact and wire numbering. They do not establish a fully verified end-to-end connection to the external PPS chassis:

Link	Drawing	What it establishes
1	Ross 713203 E-1 [R66]	The HQ3 contactor brings out a spare auxiliary contact set S5 on TB2-18 (NO) / TB2-19 (COM) / TB2-20 (NC)
2	ID-308-801-06-C1 [R68]	TB2-18, TB2-19 and TB2-20 carry wires 20, 21 and 22
3	GP-439-704-02-C1 [R65]	Wires 20, 21, 22 are the ones labelled "PPS (CONTACTOR)" , landing on TB3-22, TB3-23, TB3-24
4	WD-730-790-01-C3 [R67]	The Contactor Disconnect panel labels one auxiliary contact set "CONTACTS PPS"

Figure 43 draws these four links end to end.

13.6 PPS Dual-Chain Interaction and Roles

The contactor and grounding-switch chains perform **complementary functions**. Their documented operating directions are:

	Chain 1 — HV Vacuum Contactor	Chain 2 — Ross Grounding Switch
Safety function	Disconnect 12.47 kV AC primary power from HVPS	Ground the HVPS HV output bus for safe personnel access
Operating state	Coil energized → contactor CLOSED (12.47 kV connected)	Coil energized → switch held OPEN (HV bus not grounded)
Safe-access state	PPS 1 removed → K4 drops → L1 drops → contactor spring-opens → 12.47 kV disconnected	PPS 2 removed → 120 VAC removed → switch spring-closes → HV bus grounded
Readback	S5 NC auxiliary contact closed = contactor OPEN = 12.47 kV removed	Ross switch NC auxiliary contact closed = switch GROUNDED = HV bus grounded
Fail-safe direction	Lose power → contactor opens → safe	Lose power → switch closes to ground → safe

Sequence not established here. Because rung 0016 requires both permits, removing PPS 1 also commands the grounding-switch coil off. The sources do not support a sequence in which PPS 1 is removed, the supply is allowed to discharge, and only then PPS 2 is removed to initiate grounding. Actual contactor opening, grounding-switch closure, external PPS sequencing and access authorization require a validated end-to-end timing/logic record. No lamp or PLC bit alone proves absence of hazardous energy. [011]

Dependency Comparison:

	Chain 1	Chain 2
PLC dependency	PPS 1 routes through SLC-500 Rung 0017	PPS 2 routes through SLC-500 Rung 0016
Hardware fail-safe	Present — OX8 relay input side wired to PPS 1 (24VDC). K4 cannot energize without PPS 1 even if PLC closes relay contact.	Absent — IO8 OUT3 drives 120 VAC to Ross coil. PLC failure energized could hold switch open without PPS 2.
Residual review issue	Confirm the interpreted K4 wiring, contact behavior and blocking-relay conditions in the installed equipment	A PLC output remaining energized can leave the HV bus ungrounded despite a removed permit

The grounding switch returns toward ground on loss of *coil power*; loss of a PPS logic signal is not equivalent if the PLC output remains energized. The legacy dependency is documented in [R25]. The proposed replacement is outside this document's scope; see Doc 0.

14 RF Machine Protection System (MPS)

14.1 Overview

The RF MPS provides equipment/machine protection — distinct from the personnel-safety PPS. It monitors klystron operating parameters and RF station conditions, removing permits to protect equipment from

damage.

14.2 Hardware Evolution

Era	Platform	Status
In service	Allen-Bradley PLC-5 with 1771-series I/O; 1771-DCM Remote I/O adapter (rack 3)	Obsolete, no vendor support, but this is the platform currently protecting the station
Prepared re-placement	Allen-Bradley ControlLogix 1756 (Rockwell conversion kit)	Hardware assembled, software written, tested on SPEAR3 without RF power. Not yet in service ; will be commissioned as part of the LLRF upgrade [R5] §7.3

14.3 Protection Functions

The RF MPS monitors and protects against:

- Excessive klystron collector power (cathode power minus RF output)
- Excessive reflected power at any cavity
- Waveguide arc conditions (via interlock chassis inputs)
- Loss of cooling water
- Klystron vacuum excursion
- HVPS fault conditions

The original sources distinguish the following interfaces; they do **not** establish that one RF MPS relay drives three simultaneous, independent shutdown paths: [O3]

- **RF MPS hardwired interface:** PLC/interlock signals connect to the ARC/Fast IC and AIM hardware. Confirm the per-fault SCR-inhibit and crowbar action in a consolidated trip truth table [R21], [R53], [R79].
- **Remote I/O:** Status and permits are read by the IOC for alarms and sequencing. A serial status bit is not a direct hardware RF cutoff, and no fixed 10 ms response is established [R60].
- **SPEAR MPS shutoff interface:** The VXI interlock module asserts RF_FAULT, which directly inhibits RFP drive without waiting for EPICS. Its slot is 5 in the archived four-cavity configuration; [R53] describes the earlier slot-6 implementation [R60].

HVPS PLC: The SLC-500 independently monitors HVPS conditions and controls its enable outputs. The original PLC notes estimate a 5 ms program scan, with selected functions gated at 80 ms or longer intervals [R37]. Neither number is a measured complete fault-response bound.

14.4 MPS Wiring

The repository contains 33 MPS drawing files, numbers 02–34 (number 06 is revision 01), covering cavity junctions, vacuum, cooling, analog/digital I/O, tuners, filament, optical interfaces and focus supplies [R21]. They document wiring, not a complete PLC program or a validated per-fault trip truth table.

15 Interlock Architecture and Signal Chain

15.1 Overview

The interlock system spans multiple hardware layers, from fast analog hardware interlocks to slow PLC-monitored conditions:

Layer	Speed	Hardware	Function
Fast hardware	No installed end-to-end latency record	Fast IC, AIM, IQA and RFP	Hardware faults and RF-drive inhibit
RF MPS logic	Scan and I/O dependent; unmeasured here	PLC-5	Equipment protection calculations
HVPS logic	Estimated 5 ms scan; timed functions differ [R37]	SLC-500	HVPS sequencing and monitoring
IOC supervision	Event/scan driven; shutdown includes explicit waits	VXI IOC / SNL	Sequencing, alarms and fault export

15.2 Interlock Chassis

The Local Control Chassis I/O and its relationship to the Fast IC remain unresolved. [07] Installed sensor mappings, masks, fiber endpoints and hardware response require proof-test records.

These are two different units. The **Fast Interlock Chassis 340-308** is the trip-decision element described below. The **Local Control Chassis** is a separate chassis that gathers a portion of the station's hardwired interlock and control wiring and connects it to the Fast Interlock Chassis [R5] §2.1. The two names are not synonyms.

The Fast Interlock Chassis in B132 receives and summarizes hardware interlock signals:

- Arc detection inputs from waveguide fiber optic sensors
- Reflected power monitor inputs
- RF MPS PLC hardwired interlock signals; per-fault output actions require the trip truth table
- HVPS status, represented by HVPSON in AIM F1STAT [R60]. Its use by a software readout routine does not establish whether every hardware path treats loss of status as informational; verify the installed logic and fiber route.

RF inhibit versus HV shutdown: The MPS shutoff interface drives RF_FAULT directly; the RFP then removes RF drive [R53]. IOC alarm summaries separately request s_go_off, which includes explicit shutdown waits [R16]. Loss of RF can raise collector dissipation, but the claimed 20–30 ms collector-overpower cascade has no measurement record in the cited originals and must not be relied on as a protection guarantee.

It reports summarized interlock status to the VXI crate through the ARC/Interlock Module (AIM). See Doc I §1.2 for the complete signal flow diagram.

15.3 Complete Trip Chain

Figure 44 collects the protection interfaces described above and the supervisory actions they trigger.

For complete fault timeline examples and three-path architecture details, see Doc I §8. Figure 45 shows the front panel of the Fast Interlock Chassis that implements the hardware layer.




Figure 44: Protection interfaces and supervisory actions.



Figure 45: Fast Interlock Chassis 340-308 in B132: reset, filament-timeout and beam-abort controls, channel monitor points, supply-enable indicators and J16 detected-klystron-power input.

Part V

CONTROL SOFTWARE AND INSTRUMENTATION

16 EPICS IOC and SNL Software Architecture

16.1 IOC Platform

The VXI crate Slot 0 processor runs VxWorks RTOS with an EPICS IOC. The IOC hosts 6 SNL (State Notation Language) programs compiled into a single rfSeq library:

Program	Lines	Instances	Authors	Function
rf_states.st,v	2,227	1	R.C. Sass, M. Laznovsky, S. Allison	Master station state machine
rf_calib.st,v	3,345	1	R. Claus	Calibration sequences
rf_tuner_loop.st,v	555	4 (per cavity)	—	Cavity tuner motor control
rf_hvps_loop.st,v	343	1	—	HVPS supervisory control
rf_dac_loop.st,v	290	1	S. Allison	Drive/gap voltage DAC control
rf_msgs.st,v	352	1	—	Message logging, TAXI monitoring

The total is **7,112 source lines**, including comments and blanks, recounted from the RCS head text. The boot script starts nine instances: four tuner instances and one of each other program [R60].

16.2 rf_states.st — Master Station State Machine

Primary States: OFF (0) → PARK (1) → TUNE (2) → ON_FM (3) → ON_CW (4)

State architecture: 3 concurrent state sets:

1. **ss rf_states** — 17 states: five operating states plus initialization and transition states
2. **ss rf_statesLP** — Five states for direct/comb loop switching, gain ramps and beam-abort coordination
3. **ss rf_statesFF** — One state for asynchronous fault-file export

Total: 23 states across 3 concurrent state sets.

State transitions:

- OFF → PARK: Parks the cavity tuners and coordinates beam-abort reset; initialization is handled separately
- PARK → TUNE: Selects tune mode and starts HVPS/drive sequencing
- TUNE → ON_FM: Loads the selected 400 Hz or 1 kHz modulation waveform files and enters FM processing mode
- TUNE → ON_CW: Selects operate-mode references and coordinates the requested loop states; it does not prescribe an RF power level
- Any → OFF: Fault or operator shutdown; orderly disengagement of all loops

16.3 rf_hvps_loop.st — HVPS Supervisory Control

States: init → off → proc (processing/conditioning) → on

Processing mode carefully ramps HVPS voltage while monitoring cavity vacuum. If vacuum exceeds limits, voltage is reduced. This is used during cavity conditioning and post-trip recovery.

The loop publishes software status codes for operating mode, invalid readbacks, limits and tolerances. These are sequencer-generated statuses, not raw status codes returned by the HVPS hardware [R17].

16.4 rf_tuner_loop.st — Cavity Tuner Control

Runs as 4 instances (one per cavity) via CAV macro substitution. Implements a slow feedback loop that maintains cavity resonant frequency by:

1. Reading cavity phase angle (from IQA module)
2. Comparing against setpoint (optimal detuning for current beam current)
3. Commanding stepper motor moves via AB 1746-HSTP1 controller

5 SNL states, 2 control algorithms (phase-feedback-based position tuning for resonance maintenance, and position homing for park/on transitions) plus a loop-off monitoring state.

16.5 rf_dac_loop.st — Drive/Gap Voltage DAC Control

Manages the RFP module's octal DACs that control drive power and gap voltage setpoints. The loop operates differently depending on whether the direct feedback loop is on or off, and transitions between TUNE and OPERATE modes.

The four states are loop_init, loop_off, loop_tune and loop_on [R77].

16.6 rf_calib.st — Calibration Sequences

The largest program, P2RF_Calib (3,345 lines), has 28 states *including* initialization, completion and abort handling. It calibrates RFP DAC offsets, multipliers, summing/gain stages and modulator/demodulator paths, with PEP-II comb branches retained [R19]. Cavity resonance, tuner-polynomial and station-response calibrations are separate expert/MATLAB procedures described in [R8]; they are not all implemented by this sequencer.

16.7 rf_msgs.st — Message Logging

Two state sets handle software messages and TAXI-link error monitoring (three states total). Log messages are not themselves proof that every associated PV is archived [R20].

17 Tuner Control System

17.1 Configuration Currently in Service

Component	Detail
Controllers	Allen-Bradley 1746-HSTP1 stepper modules (4 units) in chassis 340-315, SN08
Drivers	Superior Electric SLO-SYN SS2000MD4-M PWM step drive translators (one per motor)

Component	Detail
Motors	Superior Electric SLO-SYN M093-FC11 (NEMA 34D, 4 units)
Communication	Allen-Bradley Remote I/O, adapter (rack) 2, from the VXI 6008-SV1R scanner
Software	<code>rf_tuner_loop.st,v</code> (SNL, 4 instances, 2 Hz)
Position feedback	Linear potentiometer per tuner — indication only

17.2 Planned Upgrade Configuration (not yet installed)

Component	Detail
Controller	Galil DMC-4143 Rev 1.3h 4-axis motion controller in a new SLAC-built chassis
Motors	Same SLO-SYN M093-FC11 (retained)
Communication	Ethernet (with heartbeat monitoring)
Position Feedback	Linear potentiometers on each tuner (retained)

Status. The Galil controller has been procured and developed on the bench. In August 2025 it was connected to the installed cavity tuner motors and successfully drove them [R34]; the session log records firmware DMC4143 Rev 1.3h, amplifier AMP1 43547 Rev 4, and a series of manual jog and speed tests. **It has not been installed as the operating controller and is not in the control loop.** It is expected to go online when the LLRF upgrade project completes. Until then the 1746-HSTP1 / SS2000MD4 chain in §17.1 is the system of record.

17.3 Tuner Motion Parameters

Values below are defaults in the archived EPICS stepper motor record, device type AB-1746HSTP1. Their units are established by the original record/device support [R78]. Live values may differ after restoration or operator changes.

Parameter	Value	Record field
Step resolution	0.003175 mm/step (1.27 mm/rev ÷ 400 steps/rev)	DIST
Slew velocity	3 rev/s = 3.81 mm/s at 1.27 mm/rev	VELO; record conversion uses MRES=400 steps/rev
Time to slew velocity	0.5 s	ACCL (not an acceleration in mm/s ²)
Upper travel limit	+18 mm	DRVH
Lower travel limit	−29.5 mm	DRVL
Retry deadband	0.015875 mm (5 steps)	RDBD
Engineering units	mm	EGU
Loop rate	2 Hz	<code>rf_tuner_loop.st,v</code>

Parameter	Value	Record field
Phase deadband (design)	0.25°	rf_cav.db,v INPB (commented out in the DB source)
Phase-to-position conversion	0.020 mm/° in the source comment	INPC; live restored value not supplied
Maximum move per cycle	1 mm in the source comment	INPD; live restored value not supplied

Restore dependency: The phase deadband, conversion factor, move clamp and outer-loop offset clamp are commented out in the archived database. Without restored nonzero values, the associated correction can be zero. The boot script loads saved records [R60], but their live contents are not supplied. Do not infer enabled/disabled loop behavior from either the comments or an absent default alone; verify against the deployed configuration [R78].

Figure 46 shows the adapter and stepper PLC modules. The motor driver chassis is shown in Figure 47.



Figure 46: Allen-Bradley Cavity Tuner Motor Driver chassis (SLAC 340-315, SN08) in the B132 electronics rack — showing the SLC adapter module (leftmost, with COMM FAULT indicator and STATUS showing RUN/fault) followed by four AB 1746-HSTP1 STEPPER modules (each with RUN, CCW, CW, ERR, FLT indicators; green RUN lights confirm active communication), plus one additional STEPPER module at far right. This chassis is the motion controller currently driving all four cavity tuners; it is to be replaced by the Galil DMC-4143 when the LLRF upgrade project completes

MODU.AHSZ), triggering the dump (MODU.GAHS), waiting on the status field (MODU.ASTT), then restoring the previous filenames and sizes. These files preserve pre-fault waveforms for post-mortem analysis.

18.4 Calibration Data

Calibration data include RFP coefficients from `rf_calib.st,v` and separately obtained cavity/tuner parameters. The original feedback description [R8] identifies expert procedures for:

- RF signal amplitude and phase calibration against known references
- Klystron gain curve measurement
- Cavity detuning characterization
- Tuner motor step-to-frequency conversion factors

18.5 Fault Data Availability and Analysis

The source code describes acquisition capability, not a verified live diagnostic inventory. Four data sources capture fault event information at different time scales. Summary:

Source	What It Captures	Storage Location	Access
AIM hardware history	Arc-channel/status history, depending on AIM hardware version and configuration	Module memory; export filename is a record setting	Distinguish latched channel bits from analog history; verify installed version and acquisition setup [R60]
SNL fault files (/dat/FAULT*_N)	Up to 11 configured module-history exports; absent modules and errors limit usable data	IOC-visible /dat/; slots 1–15	Check file existence, timestamps and export status. Configured names are not evidence of valid data [R16]
B118 oscilloscope	Local voltage, current and monitor-winding measurements	Scope setup and saved traces	Confirm channel assignments, triggering and export method in the field; [R23] is a winding survey, not a scope setup record
EPICS history service	Selected PV histories, at configured rates	Controls-managed service	Obtain the channel list, retention and access method from controls. No complete archive configuration is supplied in the cited sources.

Key PVs to check after any fault event:

PV	Significance
{STN}:STN:AIM:ARCLDSTT	Latched arc-channel mask. Decode using the installed sensor-to-channel map; zero does not exclude a missed, reset or unavailable arc indication.
{STN}:HVPSXFORM:ARC:LTCH	HV transformer internal arc
{STN}:HVPS:CROWBAR:LTCH	Crowbar fired
{STN}:STN:MPS:LTCH	RF MPS PLC trip
{STN}:HVPSSTN:SUMP:LTCH	Aggregated HVPS fault summary
{STN}:STN:FAULT:NUM	Fault file slot number (1–15) — use to locate /dat/FAULT*_N

PV	Significance
{STN}:STN:FAULT:TIME1 ... TIME15	Timestamp of each stored fault event

Part VI

INTEGRATION AND LEGACY CONSIDERATIONS

19 Cabling and Interconnections

19.1 Major Cable Runs

Cable Run	Cable Type	Conductors	Route
B118 → Switchgear (Contactor)	Belden 83715	15C #16 Teflon	TS-5 to contactor controller
B118 → Termination Tank (Grounding)	Belden 83709 + Belden 83715	9C + 15C #16 Teflon	TS-6 to grounding tank
B118 → B514 (SCR triggers)	Electrical cable pairs	12 pairs	Controller to Phase Tank thyristor stacks
B118 → B514 (Fiber optic)	Fiber optic	SCR ENABLE, CROWBAR, STATUS	Controller to HVPS power section
B132 → Tunnel (RF signals)	Coax cables	Forward, reflected, probe per cavity	LLRF inputs from cavities
B132 → Tunnel (Motor)	Multi-conductor	Stepper motor phase leads + linear potentiometer feedback per cavity	To tuner assemblies

19.2 Connector Types

Interface	Connector	Notes
PPS	Eight-pin circular connector; exact current type unconfirmed	Identify the installed part and mating/pin convention [R25].
RF signals	SMA/N-type	50Ω coaxial
Fiber optic	HFBR series	Avago/Broadcom
PLC communication	Allen-Bradley Remote I/O (twinaxial "blue hose")	6008-SV1R scanner to 1747-DCM / 1771-DCM adapters
Galil Ethernet	RJ-45	Standard Ethernet

20 Known Issues

20.1 Critical Issues

Issue	Category	Impact	Details
PPS compliance	Safety	Critical	PLC in PPS chain; PPS wires exposed in HVPS controller enclosure
VXI crate obsolescence	Hardware	Critical	Custom SLAC modules (RFP, IQA, CLK, AIM) — no replacements available. The whole crate is superseded by two Dintel LLRF9/476 units in the upgrade [R51], [R52]
SLC-500 PLC end-of-life	Hardware	High	Allen-Bradley discontinued; no vendor support
PLC-5 MPS platform	Hardware	High	Allen-Bradley discontinued; no vendor support
SLO-SYN driver obsolescence	Hardware	Medium	SS2000MD4-M discontinued
VxWorks/SNL software	Software	High	PEP-II era code (1997); unsupported OS; no modern development tools

20.2 Operational Workarounds

The original sources establish the following operating constraints:

- Automatic reset/retry logic exists in `rf_states.st,v`, but recovery depends on fault class and configured retry limits [R16].
- In-situ automated FM processing is reported at SPEAR3 commissioning [R1]; the HVPS sequencer also implements vacuum-dependent processing [R17]. The separate off-line LabVIEW facility in [R49] is not the station controller. Current conditioning limits and procedures still require approval.
- PEP-II functions (comb filter, GVF/GAP) are absent from the SPEAR3 crate; the station reference is instead supplied by RFP-resident DACs driven by a slow EPICS loop (§5.7)
- Several tuner loop parameters are commented out in the database source and depend on autosave restore to be non-zero (§17.3)

A Source Document Reference Index

References retain their established IDs and are grouped by source type. Web sources are indexed in §A.4.

A.1 Published Papers and Conference Proceedings

Ref	Citation	Web
[R1]	McIntosh, P. et al., "The SPEAR3 RF System," SLAC-PUB-10983, EPAC 2004, pp. 1084–1086. Original proceedings copy: 11rf/documentation/legacyArchitecture/TUPKF061.pdf.	[W1]
[R2]	Corredoura, P., "Architecture and Performance of the PEP-II Low-Level RF System," SLAC-PUB-8124, PAC 1999. Original copy: 11rf/documentation/legacyArchitecture/architecture-and-performance-of-the-pep-ii-low-level-rf.pdf.	[W2]
[R3]	Corredoura, P., Allison, S., Ross, W., Sass, R., Tighe, R., "Experience with the PEP-II RF System at High Beam Currents," SLAC-PUB-8498 , EPAC 2000, arXiv:physics/0007029	[W3]
[R6]	Cassel, R. and Nguyen, M.N., "A Unique Power Supply for the PEP II Klystron at SLAC," SLAC-PUB-7591, PAC 1997. DOI: 10.1109/PAC.1997.753249. Original: hvps/architecture/originalDocuments/slac-pub-7591.pdf. Published design/test results, not SPEAR3 acceptance data.	[W4]
[R45]	Rimmer, R.A., "RF Cavity Development for the PEP-II B Factory," LBL-33360, November 1992. OSTI 7066243. <i>Cavity design basis for the four SPEAR3 cavities (§8.1).</i>	[W5]
[R46]	Rimmer, R.A. et al., "High-Power Testing of the First PEP-II RF Cavity," UCRL-JC-126198, EPAC 1996, June 1996. OSTI 505666. Includes the prototype's brief 150 kW test and tuner limitations.	[W6]
[R49]	McIntosh, P., Hill, A. and Schwarz, H., "An Automated 476 MHz RF Cavity Processing Facility at SLAC," SLAC-PUB-10083, PAC 2003. OSTI 815601. Off-line LabVIEW facility; see §20.2.	[W9]

A.2 Vendor and Companion References

Ref	Citation	Web
[R51]	Dimtel, Inc., "LLRF9 Product Page." <i>The replacement LLRF controller; cited here only to identify what supersedes the VXI system described in §5.</i>	[W7]
[R52]	Dimtel, Inc., "LLRF9/500 Specifications." Vendor-family context, not a specification of the SPEAR3 476 MHz installation.	[W8]

Companion/project references [R5], [R55], [R57] and [R73] are located in the repository index below for navigation. They are not used as independent confirmation of a disputed original-source claim.

A.3 Repository Source Index

Ref	Document	Repository Path
[R4]	LLRF9 Commissioning Tests (J. Sebek, 2021) — source of the ~712 kV/cavity operating gap voltage	11rf/tests/11rf9Tests.pdf, 11rf/tests/11rf9Tests.tex
[R5]	Project Physical Design Report R2 (28 April 2026); current companion Doc 0 is R3 (25 September 2026)	Designs/docx/SPEAR3_LLRF_PDR_R2.docx; Designs/tex/doc0-system-design/0_system_design_report.pdf
[R7]	PEP-II RF System Description (Schwarz, PS-340-330-51-R0) — cavity R_s , Q_0 , β	11rf/documentation/legacyArchitecture/ps3403305100.pdf
[R8]	LLRF Feedback Loop Description (Schwarz, PS-340-330-52-R0)	11rf/documentation/legacyArchitecture/ps3403305200.pdf
[R9]	HVPS System Schematic (top-level)	hvps/documentation/schematics/sd7307900101.pdf
[R10]	LLRF Block Diagram (HER configuration)	11rf/documentation/legacyArchitecture/bd3403300000.pdf
[R11]	LLRF Block Diagram (alternative view)	11rf/documentation/legacyArchitecture/bd3403300100.pdf
[R12]	Analog Regulator Card Schematic	hvps/documentation/schematics/sd2372301401.pdf
[R13]	Enerpro General Purpose 3-Phase Firing Circuit, PCB PN FCOG6100 — SLAC SD-237-230-12-R0 / Enerpro drawing E128, drawn W.C. Mitchell 9/29/87. <i>This file is not a voltage-divider drawing, despite having been catalogued as one; the dividers are on [R71].</i>	hvps/documentation/schematics/sd2372301200.pdf
[R14]	Interconnection: B118 ↔ Contactor ↔ Termination Tank	hvps/documentation/wiringDiagrams/wd7307900103.pdf
[R15]	Hoffman Box Internal Wiring	hvps/documentation/wiringDiagrams/wd7307900206.pdf
[R16]	Legacy SNL: rf_states.st (master state machine)	spear-rf-code-legacy/rfApp/src/seq/rf_states.st,v
[R17]	Legacy SNL: rf_hvps_loop.st (HVPS control)	spear-rf-code-legacy/rfApp/src/seq/rf_hvps_loop.st,v
[R18]	Legacy SNL: rf_tuner_loop.st (tuner control)	spear-rf-code-legacy/rfApp/src/seq/rf_tuner_loop.st,v
[R19]	Legacy SNL: rf_calib.st (calibration sequences)	spear-rf-code-legacy/rfApp/src/seq/rf_calib.st,v
[R20]	Legacy SNL: rf_msgs.st (message logging)	spear-rf-code-legacy/rfApp/src/seq/rf_msgs.st,v
[R21]	MPS Wiring Diagrams (33 drawings)	11rf/documentation/mpsWiringDiagrams/wd3403300200.pdf through wd3403303400.pdf
[R22]	PEP-II HVPS Technical Specification (PS-341-360-01-R2)	hvps/architecture/originalDocuments/ps3413600102.pdf

Ref	Document	Repository Path
[R23]	HVPS monitor-winding connection/resistance surveys, separate sheets for HVPS1 and HVPS2; not an oscilloscope setup record	hvps/documentation/wiringDiagrams/hvpsMonitorConnections.xlsx
[R24]	HVPS Measurements (March 2022)	hvps/documentation/plc/hvpsMeasurements20220314.xlsx
[R25]	PPS Wiring in Hoffman Box (J. Sebek) — terminal-by-terminal PPS trace, PLC rung analysis, switchgear theory of operation, K4/RR label finding	pps/HoffmanBoxPPSWiring.docx
[R26]	PLC Ladder Logic Printout (Cassel)	hvps/documentation/plc/CasselPLCCode.pdf
[R27]	PLC Symbol/Label Database (Cassel)	hvps/documentation/plc/CasselSymbolDatabase.pdf
[R28]	Enerpro Schematics and Manuals (12 PDFs)	hvps/controls/enerpro/enerproDocuments/
[R29]	SLO-SYN Stepper Drive Manual	11rf/tuners/SLO-SYN_SS2000MD4M_Step_Drive_Translator_Manual.pdf
[R30]	SLO-SYN Motor Specifications	11rf/tuners/SLO-SYN.pdf
[R31]	Galil DMC-41x3 series user manual (covers the DMC-4143)	11rf/tuners/galil/dmc-4103-r13h-manual.pdf; datasheet 11rf/tuners/galil/ds_41x3.pdf
[R32]	Drive Amplifier Datasheet (KAW2051M12)	11rf/driveAmp/KAW2051M12 (7-98-907-012A).pdf
[R33]	Coaxial Cable Interconnection Diagram	11rf/documentation/coaxCables/sd3403300100.pdf
[R34]	Galil bench session log with the installed cavity motors (25 Aug 2025) — records firmware DMC4143 Rev 1.3h, AMP1 43547 Rev 4	11rf/tuners/galil/functioningGalil20250825SwapABToManual.txt; earlier session firstMotion2024.txt
[R35]	Galil Commissioning Documentation	11rf/tuners/galil/GalilCommissioning.docx
[R36]	Cavity Tuner Inspections (June 2023)	11rf/tuners/cavityTunerInspections20230613.docx
[R37]	PLC Operation Notes	hvps/documentation/plc/plcNotesR1.docx
[R38]	PLC Software Discussion	hvps/documentation/plc/PLC software discussion 1.docx
[R39]	PLC Label Database	hvps/documentation/plc/hvpsPlcLabels.xlsx
[R40]	Enerpro Modifications for SLAC HVPS (J. Sebek) — installed FCOG6100/FCOAUX60 identity and serial numbers, phase-reference measurements, SIG HI summing chain	hvps/controls/enerpro/enerproBoardHvps.docx

Ref	Document	Repository Path
[R53]	Dusatko, J., <i>The SPEAR3 Low Level RF System Description</i> , v1.2, 4 May 2004, updated 29 January 2016. Component/clock description; historical crate and ripple statements require the reconciliations in §5	11rf/documentation/legacyArchitecture/SP3_writeup_V1d2.pdf
[R54]	Ross, W., <i>PEP-II/SPEAR3 LLRF System Clock Module Revision 2</i> , SLAC ESD Engineering Document, 1 September 2001	Cited as reference 3 of [R53]; document not held in this repository
[R55]	SPEAR3 RF Physics and Plant (Doc P), companion analysis; reconcile its impedance convention with the original sources cited here	Designs/tex/docP-rf-physics/P_rf_physics_and_plant.pdf
[R56]	Sebek, J., <i>SPEAR3 High Voltage Power Supply Hazards</i> . Source of operating snapshots and discharge models; Doc L corrects its T0-rating inference and output-energy sum	hvps/documentation/procedures/spear3HvpsHazards.tex
[R57]	Tuner Control System Technical Analysis (Doc T), companion analysis; original record units and field limits take precedence	Designs/tex/docT-tuner-control/T_tuner_control_analysis.pdf
[R58]	Sebek, J., <i>Enerpro Phase Reference Adapter</i> — the upgrade adapter design (576 k Ω / 200 k Ω into FCOG1200 J7)	hvps/controls/enerpro/enerproPhaseReferenceAdapter.docx
[R60]	Legacy IOC boot and Remote I/O configuration	spear-rf-code-legacy/iocBoot/b132-iocrf/st.cmd,v, config.ab,v; spear-rf-code-legacy/rfApp/DbIoc/srf1.substitutions,v; spear-rf-code-legacy/rfApp/Db/rf_ab_4CV.substitutions,v; spear-rf-code-legacy/rfApp/src/db/p2RfAimDef.h,v; spear-rf-code-legacy/allenBradley/documentation/allenBradley.html,v
[R61]	SCR trigger, interlock and monitor board schematics (SD-730-793 series) — verified by direct reading of the scanned drawings, September 2026	hvps/documentation/schematics/sd7307930304.pdf, sd7307930402.pdf, sd7307930702.pdf, sd7307930801.pdf, sd7307931203.pdf, sd7307931301.pdf
[R62]	Grounding Tank schematic, SD-730-790-05-C1 (R. Cassel, 2/13/03) — verified by direct reading, September 2026	hvps/documentation/schematics/sd7307900501.pdf
[R63]	Trigger Enclosure Wiring, WD-730-790-02-C6 (R. Cassel / W. Gorecki / S. Lowe; revisions C1–C6, 06/03 to 01/07) — master wiring diagram for the B118 trigger enclosure; verified by direct reading, September 2026	hvps/documentation/wiringDiagrams/wd7307900206.pdf

Ref	Document	Repository Path
[R64]	Grounding Tank Wiring, WD-730-794-06-C0 (R. Cassel / W. Gorecki 03/03/2000 / S. Lowe 4/3/00) — test stand configuration, no revisions recorded; verified by direct reading, September 2026	hvps/documentation/wiringDiagrams/ wd7307940600.pdf
[R65]	Vacuum Contactor Controller Electrical Schematic, GP-439-704-02-C1 (redrawn to CAD per as-built, 09/25/06) — verified by direct reading, September 2026	hvps/documentation/switchgear/ gp4397040201.pdf
[R66]	Ross Engineering 713203 E-1, High Speed Vacuum Contactor Energy Storage Closing & Holding System Schematic (driver HCA-1-A P/N 820360; contactor HQ3 P/N 813203; last revision E, 2-2-83) — verified by direct reading, September 2026	hvps/documentation/switchgear/rossE ngr713203.pdf
[R67]	Interconnection Wiring, WD-730-790-01-C3 (R. Cassel / W. Gorecki 03/02/2000 / S. Lowe; revisions C1–C3, 08/03 to 10/03) — system-level interconnection between the B118 Hoffman Box, Contactor Disconnect and Termination Tank; verified by direct reading, September 2026	hvps/documentation/wiringDiagrams/ wd7307900103.pdf
[R68]	12.47 kV Vacuum Contactor Controller, Electrical Connection Wiring Diagram, ID-308-801-06-C1 (redrawn to CAD and resized D→E, revised per as-built, 09/25/06; supersedes ID-308-801-06 R0) — the connection-wiring companion to [R65]; verified by direct reading, September 2026	hvps/documentation/switchgear/ id3088010601.pdf
[R69]	12.47 kV Outdoor Metal-Enclosed Combination Vacuum Contactor Controller — Schematic Diagram & General Arrangement, GP-308-500-01-R3 (Lawrence Berkeley Laboratory; A. Tseng / L. Johnson, 6-23-77, revisions 1–3) — the original PEP-era design drawing; authoritative source for the relay device legend; verified by direct reading, September 2026	hvps/documentation/switchgear/ gp3085000103.pdf
[R70]	Klystron Power Supply Electrical Schematic, EI-730-790-00-C0 / NWL # 39308 (NWL Transformers, Bordentown NJ; SLAC issue R. Cassel / W. Gorecki 12/17/02 / J. Olszewski 1/21/03; NWL revisions A–F, 1996–2001) — the transformer manufacturer's own schematic ; authoritative for transformer ratings, monitor windings and oil/pressure protection setpoints; verified by direct reading, September 2026	hvps/documentation/wiringDiagrams/ ei7307900000.pdf

Ref	Document	Repository Path
[R71]	SCR Control Driver — Crowbar Interconnecting Cables, WD-730-794-04-C0 (R. Cassel 5/30/00 / W. Gorecki 03/03/2000 / S. Lowe 4/3/00) — contains the ”TRANSFORMER TANK WD-730-792-01” section with both HVPS output voltage dividers, the crowbar trigger transformer T1 feeding SCR1–SCR4 over RG-220, and the CR1–CR4 driver board pinouts; verified by direct reading, September 2026	hvps/documentation/wiringDiagrams/wd7307940400.pdf
[R72]	Enerpro Voltage and Current Regulator Board Notes — J. Sebek. Detailed circuit analysis of SD-237-230-14-C1: divider loading and transfer functions, error-amplifier pole/zero analysis, the diode minimum-select summing junction, and the finding that the AC current loop is saturated by design	hvps/architecture/designNotes/EnerproVoltageandCurrentRegulatorBoardNotes.docx
[R73]	SPEAR3 RF Station Legacy Interlock Architecture (Doc I) , companion analysis; timing/path interpretations and diagnostic assumptions require reconciliation with this issue	Designs/tex/docI-interlock-architecture/I_interlock_architecture.pdf
[R75]	NWL transformer rating plate, SPEAR2 unit — the manufacturer's nameplate on the transformer tank, photographed in place September 2026; primary source for the unit's own ratings and for the NWL model and drawing numbers	Designs/tex/common/photos/SPEAR2_HVPS_Plate.jpg
[R76]	Original IQA channel allocation, instantiated by the SPEAR3 station database	spear-rf-code-legacy/rfApp/Db/rf_iqa_All.substitutions,v; spear-rf-code-legacy/rfApp/Db/rf_iqa_4CV.substitutions,v
[R77]	Legacy DAC supervisory loop	spear-rf-code-legacy/rfApp/src/seq/rf_dac_loop.st,v
[R78]	Original tuner database, stepper record definition and conversion code, and AB device support	spear-rf-code-legacy/rfApp/Db/rf_cav.db,v; spear-rf-code-legacy/stepper/stepper/steppermotorRecord.dbd,v; spear-rf-code-legacy/stepper/stepper/steppermotorRecord.c,v; spear-rf-code-legacy/allenBradley/allenBradleyApp/1746HSTP1Src/devSmAB1746HSTP1.c,v
[R79]	Original Fast Interlock Chassis, receiver-board and interface-module schematics; drawing revision is not proof of installed configuration	11rf/documentation/legacyInterfaceModules/SD-340-308-01-R1-1of1.pdf; 11rf/documentation/legacyInterfaceModules/SD-340-308-02-R1.pdf; 11rf/documentation/legacyInterfaceModules/sd3403090102.pdf

A.4 External Web References

Web links for the references listed above.

Ref	Source	Locator
[W1]	[R1]	https://www.osti.gov/biblio/839730
[W2]	[R2]	https://www.osti.gov/biblio/10204
[W3]	[R3]	https://arxiv.org/abs/physics/0007029
[W4]	[R6]	https://doi.org/10.1109/PAC.1997.753249
[W5]	[R45]	https://www.osti.gov/servlets/purl/7066243
[W6]	[R46]	https://www.osti.gov/servlets/purl/505666
[W7]	[R51]	https://www.dimtel.com/products/llrf9
[W8]	[R52]	https://www.dimtel.com/products/specs/llrf9_500
[W9]	[R49]	https://www.osti.gov/servlets/purl/815601

B Symbol and Notation Conventions

B.1 Frequently Used Symbols

Symbol	Definition	Typical Unit
f_0, ω_0	Cavity resonant frequency	MHz, rad/s
$f_{\text{RF}}, \omega_{\text{RF}}$	RF operating frequency (~476.3 MHz, drifting — §4.1)	MHz, rad/s
$f_{\text{rev}}, \omega_{\text{rev}}$	Revolution frequency (~1.2804 MHz)	MHz, rad/s
f_s, ω_s	Synchrotron frequency (~10.1 kHz — see [R55])	kHz, rad/s
Q_0	Unloaded quality factor (32,000)	dimensionless
Q_L	PEP-II nominal loaded quality factor (~6,780)	dimensionless
β	Coupling coefficient = Q_0/Q_{ext} (PEP-II nominal 3.72)	dimensionless
R_s	Shunt impedance (3.73 M Ω , linac convention)	M Ω
V_{gap}	Gap voltage per cavity (~712 kV operating)	kV
I_b	DC beam current (500 mA design)	mA or A
V_{HV}	HVPS output voltage (≈ -72 – -75 kV typical)	kV
I_{HV}	HVPS output current (≈ 19 – 22 A typical)	A
α	SCR firing angle	degrees
SIG HI	Enerpro firing-angle command voltage; calibrated mapping required	V

B.2 Abbreviations

Abbreviation	Definition
AIM	Arc/Interlock Module (VXI slot 12, SLAC drawing 340-307)
CLK	Clock/RF Distribution module (VXI slot 2)
DCM	Direct Communication Module — an Allen-Bradley Remote I/O adapter (1747-DCM for SLC-500, 1771-DCM for PLC-5)
Fast IC	Fast Interlock Chassis (SLAC drawing 340-308)
GVF / GAP	Gap Voltage Feed-Forward (PEP-II only; module not installed in SPEAR3)
HER	High Energy Ring (PEP-II)
HOM	Higher-Order Mode
HVPS	High-Voltage Power Supply
IQA	IQ/Amplitude detector module (VXI slots 7, 9, 11)
LLRF	Low-Level RF
MPS	Machine Protection System (RF MPS = the station-level equipment protection PLC; SPEAR MPS = the facility system)
PPS	Personnel Protection System
RFP	RF Processor module (VXI slot 4)
RIO	Allen-Bradley Remote I/O — the serial link between the VXI 6008-SV1R scanner and the PLC adapters

Abbreviation	Definition
SCR	Silicon Controlled Rectifier (thyristor)
SNL	State Notation Language (EPICS)

B.3 Conventions

1. **Shunt impedance:** $R_s = V_{\text{gap,pk}}^2 / (2P_{\text{wall}})$, approximately $3.73 \text{ M}\Omega$ in the PEP-II nominal table [R7]. McIntosh's $3.8 \text{ M}\Omega$ SPEAR3 value uses the same definition [R1]. The alternative $V_{\text{gap,pk}}^2 / P_{\text{wall}}$ definition is twice as large. The explicit equation, not the convention name, determines which value to use.
2. **Phase convention:** Positive phase angles represent phase advance. The synchronous phase φ_s is measured from the zero-crossing of the RF voltage.
3. **Frequency detuning:** $\Delta f = f_0 - f_{\text{RF}}$. Negative detuning ($\Delta f < 0$) means the cavity resonant frequency is below the RF frequency — the normal operating condition for beam loading compensation above transition.
4. **Reference tag format:** [Rn] for numbered references, [Wn] for web references.
5. **Voltage polarity:** HVPS voltages are reported as positive magnitudes unless preceded by a minus sign. The klystron cathode polarity is negative.
6. **Timing:** Distinguish sensor/interface latency, software scheduling and physical actuator response. The approximately $10 \mu\text{s}$ crowbar and 4–8 ms primary-interruption figures are published PEP-II results, not complete installed SPEAR3 timing bounds.
7. **Drifting quantities:** The RF frequency and the klystron cathode voltage/current are not fixed (§4). Values quoted for them are typical readbacks with their source identified, not setpoints, and small differences between sources are expected.

End of Document