SPEAR3 LLRF Upgrade

Interface Chassis and Waveform Buffer Design Requirements

Document ID	Doc C
Revision	R0
Status	Draft
Author	Faya Wang
Reviewer	Jim Sebek, D. Zhang
Classification	Tier 2 — Subsystem design requirements
Affiliation	SSRL, SLAC National Accelerator Laboratory
Date	13 November 2026

This document sets the design requirements of the Interface Chassis and the Waveform Buffer, the two boards of one chassis in the SPEAR3 LLRF Upgrade, for the transition period, while the legacy station is in service, and for the end state. Statements that still need confirmation are tagged **[O*n*]** and collected in the Open Items register; values marked *proposed* are for review.

Contents

Revision History **4**

Open Items — Still To Be Confirmed **4**

1 Purpose, Scope and Basis **5**

2 Role in the Station **6**

3 Chassis Architecture **9**

4 Interlock Board Inputs and Outputs **12**
4.1 HVPS Controller Fibers . . . 13
4.2 LLRF9 Units . . . 14
4.3 RF MPS . . . 15
4.4 SPEAR MPS and Orbit Interlock . . . 15
4.5 ARC4 . . . 16
4.6 Beam Abort . . . 16
4.7 Expansion Ports . . . 16
4.8 AIM Cable J15 (I2 to I7) . . . 17
4.9 AIM Cable J4 (I2 to I7) . . . 18
4.10 PLC-5 Lines at X530 . . . 18
4.11 Analog Signals . . . 20
4.12 Operator Controls and Display . . . 21

5 Interlock Board Logic **21**
5.1 Notation . . . 22
5.2 Equations . . . 24
5.3 Latching, Reset and First Fault . . . 25
5.4 Act Masks . . . 25

6 Station Shut-Off and Reset **26**
6.1 Latches and Resets . . . 26
6.2 Shut-Off . . . 27
6.3 Reset and Restart . . . 28

7 Electrical, Timing and Fail-Safe Requirements **30**

8 Waveform Buffer **31**

9 Status Reporting and EPICS **34**
9.1 Chassis IOC . . . 34
9.2 Command Path at I8 . . . 35

10 Chassis, Power and Mechanics **35**

11 Verification **35**

12 Decisions **36**

A Source Index **38**

B Abbreviations **40**

List of Figures

1 Connections of the legacy station and of the station from I2. 6
2 The Interface Chassis and its external interfaces. 11
3 Permit logic of the interlock board. 22
4 Signal paths of the Waveform Buffer board. 32

Revision History

Revision	Date	Scope of Change	Summary
R0	2026-11-13	Draft for review	Initial issue: requirements of both boards for the transition period and the end state; decisions D1 to D12.

Open Items — Still To Be Confirmed

Each item is tagged [O*n*] where a requirement depends on it; the page column links to that point. Where an item is the same as one of Doc 0 or Doc M, that item is named.

ID	Item	What is needed	Needed before	Page
O1	Logic equations	The equations of §5 are written from our understanding of the system's required behavior, not recovered from the panel's GAL22V10.	Logic design freeze (I2)	p. 21
O2	LLRF9 input option	The factory-set logic level of the interlock inputs of the installed LLRF9 units: 3.3 V, 5 V or 24 V (Doc 0 O1).	Board design	p. 14
O3	ARC4 interface	The lines of the two system modules and the test module: their number, levels, the form of the fired-detector identity (parallel bits or an encoded word), the latch reset and the test lines (Doc 0 O4).	Board layout	p. 16
O4	Legacy AIM and Fast IC signals	Confirm on the hardware the J15 levels and sense that the drawings give (Table 13) and the levels on the 37-pin cable (§4.9), and measure the length of the reset and timeout-bypass pulses, and record when the AIM drops HVPS_ON: on a fault, on its forced beam abort, at a turn-off; the RF level at the detector input J32 and the legacy detector's transfer curve, on the bench or from archived readings (Doc M O3). Note: SOLENOID and FILAMENT signals are swapped on Fast Interlock Chassis side (right side of wd3403302900.pdf drawing)	Production design	p. 18
O5	X530 pins	The pin and terminal numbers of the J2 and J3 lines, on which the drawings disagree, checked by continuity (Doc M O2).	Cable fabrication	p. 19
O6	Heartbeat	The period and duty cycle of the PLC-5 heartbeat at the panel output and at the AIM input, which set the watchdog timeout (Doc M O4).	Watchdog design	p. 15
O7	SPEAR MPS and orbit permits	Their wiring into VXI Slot 5 and the current their sources can supply to a second input (Doc M O6).	Input design (I2)	p. 15

ID	Item	What is needed	Needed before	Page
O8	HVPS transformer current and SCR firing signal	The pick-off points, amplitudes and cable route from B118 of the two signals on channels 3 and 4 of the B118 oscilloscope.	Waveform Buffer HVPS inputs (I2)	p. 32
O9	RF MPS outputs on a processor fault	Whether the RF MPS outputs, the summary permit among them, turn off when its processor faults or stops: the PLC-5 I/O chassis setting and, from I4, the fault setting of the ControlLogix output modules. With the heartbeat alarm-only, the summary permit is the only trip path from a stopped RF MPS (D2).	I2	p. 15

1 Purpose, Scope and Basis

Purpose. The Interface Chassis is the hardware interlock hub of the upgraded SPEAR3 RF station: it sums the permits of the subsystems and the external safety systems, drives the permits to the LLRF9 and the HVPS controller, latches every fault and records the first one [R1], [R4]. The Waveform Buffer, on the second board of the same chassis, digitizes the RF and HVPS signals that the LLRF9 does not see, keeps them in circular buffers that freeze on a fault, and trips through the Interface Chassis on its own comparators and on the klystron collector power [R1], [R5]. This document sets the design requirements of both: their functions, every input and output with its medium, level and sense, the permit logic, timing, fail-safe states, status reporting and verification. It is the reference for the production review of the chassis and for its bench and installation tests.

Scope. Both boards, the chassis, its connectors and its EPICS interface. The chassis is installed at integration I2, in place of the Fast Interlock Chassis 340-308 and the RF Local Display Panel 340-310, while the AIM, the RFP, VXI Slot 5, the PLC-5 and the legacy HVPS controllers are still in service; it keeps the same role through the end state after the VXI crate is retired at I8 [R3]. Out of scope: the ARC4, the LLRF9, the HVPS controller, the RF MPS program and the PPS Interface Box. The chassis carries no personnel-protection function.

Basis. The upgrade design, Doc 0 [R1]; the legacy station, Doc L [R2]; the integration plan, Doc M [R3]; J. Sebek's specification of the Interface Chassis and design notes on the Waveform Buffer, the power detectors, the analog components, the controller interfaces, the MPS requirements and the HVPS fibers [R4]–[R12]; the drawings of the panel, the Fast Interlock Chassis, the AIM and the RF MPS wiring [R13]–[R18], [R21]; the decoded RF MPS PLC-5 program [R19]; the LLRF9 manual [R20].

Conventions.

- A requirement carries an ID and uses "shall". IC marks the interlock board, LG its logic, WB the Waveform Buffer board, ST status reporting and EPICS, CH the chassis. Values marked *proposed* are design proposals for review.
- Every permit is active-high: 24 V present, a lit fiber or a high LLRF9 output gives the permit, so a broken cable, a dark fiber or a lost supply removes it [R1], [R8]. The light conventions of the legacy fibers are kept.
- A permit that is removed latches as a fault until a reset; a reset never clears a fault whose cause is still present.

- Integration numbers I2 to I8 and test numbers are those of Doc M [R3].

Terms.

Permit input An input that must be present for some output to give its permit.

Command input An input that requests an action, such as the HVPS-on request; it does not latch.

Act mask A hardware selection, one per input, that decides whether the input acts on the outputs. An input whose mask is off is still read, latched and reported (monitor-only).

Transition interface An interface of the Fast Interlock Chassis or the local panel that the chassis must present while the legacy station is in service.




Figure 1: Connections of the legacy station (a) and of the station from I2 (b); dashed lines are fibers. The Interface Chassis keeps every external cable and fiber of the two legacy units, the RF cables J32 (RF INPUT) and J31 (RF AMPL OUTPUT) of the forward-power detector among them (§4.11), except the twelve arc-detector fibers, which move to the ARC4 at I1; ten of them are on test-light transmitters and two on receivers [R2]. The eight fibers between the units become internal, and the LEMO cable from Slot 5's J3 is left open (D7). Figure 2 gives every interface of the chassis.

2 Role in the Station

Today the AIM in the VXI crate reaches the Fast Interlock Chassis through two cables, J15 (25-pin) and the 37-pin cable to the AIM's J4, and VXI Slot 5 sends it the External MPS signal on a LEMO cable. Its detector takes the klystron forward power on J32 and sends the level to the PLC-5 on J31, and twelve arc-detector fibers end on its rear. Eight fibers link the Fast Interlock Chassis to the RF Local Display Panel; the panel

reaches the PLC-5 through its two 25-pin connectors J2 and J3 and cross-connect X530, and the HVPS controller in B118 through three fibers [R10], [R12]–[R18]. The arc fibers move to the ARC4 at I1. From I2 the Interface Chassis takes the place of both legacy units and keeps the AIM cables, the two RF cables, J2 and J3 and the three HVPS fibers; the eight fibers between the two units become internal (Figure 1).

Table 1 lists the functions that the chassis takes over from the legacy units and those that are new; Table 2 lists the legacy signals that it does not take over.

Table 1: Functions of the chassis.

From	Function	In the chassis
Fast Interlock Chassis	The six AIM commands on J15 turned into fibers to the panel; the AB summary and heartbeat returned to the AIM [R12]	AIM interface, without the beam abort, §4.8
Fast Interlock Chassis	Klystron forward-power detector: RF input J32 and output J31 (“RF AMPL.”) on the rear, cabled to the PLC-5 for its collector-power calculation [R12], [R14], [R18]	Detector, §4.11
Fast Interlock Chassis	The 37-pin cable to the AIM’s J4: the External MPS line and the twelve arc lines [R14], [R15]	AIM J4 interface, with the arc lines only terminated, §4.9
RF Local Display Panel	The logic that forms SCR ENABLE, KLYSTRON CROWBAR and the beam abort; two latches for the beam abort and the crowbar [R13]	Permit logic, §5
RF Local Display Panel	End of the three HVPS fibers [R10], [R11]	HVPS fibers, §4.1
RF Local Display Panel	The X530 lines that its logic and fibers use; buffering of the HVPS voltage and current for the PLC-5 [R13], [R16]	PLC-5 interface, §4.10
VXI Slot 5	The SPEAR MPS and orbit permits; the RF cut through RF_FAULT; the External MPS signal to the AIM through its J3 [R2]	Permits taken in parallel from I2 and External MPS driven by the chassis; Slot 5 keeps the RF cut until I8 (D7, §4.4)
AIM, at I8	The commands to the panel, which the coordinator then sends through the chassis IOC	Command path, §9
New	Sum of the permits of the RF MPS, the SPEAR MPS, the orbit interlock, the ARC4, the Waveform Buffer and spare inputs; LLRF9 enable logic and status; first fault; status to EPICS [R1], [R4]	§4, §5 and §9
New	RF and HVPS waveforms, comparators and the collector-power trip [R5]	Waveform Buffer, §8

Table 2: Legacy signals not taken over.

Signal	Legacy connection	Legacy use	Disposition
Arc-detector fibers	Fast Interlock Chassis receivers J17 to J28 [R2]; analog signals on the 37-pin cable from its J2 to the AIM's J4	The AIM's arc comparators and latches	The fibers move to the ARC4 at I1 (A1, A2), and the chassis IOC reports the arcs (ST-7); the arc lines to the AIM's J4 are terminated at their no-arc level (IC-27c) [R14], [R15]
Spare fault	Front LEMO of the Fast Interlock Chassis, cabled to J3 of the VXI Slot 5 MPS Shutoff module	The AIM's External MPS channel, on pin 34 of the 37-pin cable	Replaced: the chassis drives that line from the permits S1 and S2 (IC-27b); the J3 cable is labeled and left open [R15], [R23]
Test light and trip tests	Fiber transmitters J33 to J44; twelve trip-test lines on J15	Tests of the legacy arc detectors	Not needed; the ARC4 has its own test (A3)
AIM supplies	J15 pins 4 to 6; pins 35 to 37 of the 37-pin cable	Power for the Fast Interlock Chassis, through J15 only: it leaves pins 35 to 37 unconnected	Not connected; the chassis has its own supplies (IC-26, IC-27c)
Detector monitor	Front BNC J16 of the Fast Interlock Chassis	Front monitor, not cabled	No monitor output (IC-35)
Display-only lines	X530 J2-06, -09, -10, -11, -19 and -24; the 13 area summaries on J3 other than waveguide pressure and collector; the J3 spares	The panel's LEDs: main focus on, filament, timeout, HV and RF detected, bucking coil on, area summaries	Not connected; the PLC-5 reports these states to EPICS (Table 16)
Local/remote key switch	Panel; X530 J2-12 to PLC-5 input I:030/1 (P12)	Copied to EPICS only (`SRF1:STN:KEY:STAT`)	Dropped (D6): P12 is not connected, so the PLC-5 reads remote
Online/offline key switch	Panel logic; X530 J2-25 to PLC-5 input I:031/7 (P11)	SCR ENABLE; with the station-online request, the PLC-5's online bit	Replaced (D6): P11 is held on, and the station-online command from EPICS acts in the logic as c_{ON} (IC-36)
VXI beam abort	J15 pin 15 (BEAM_ABORT), a fiber to the panel	One input of the panel's beam abort	Not connected (D4, IC-20): with no beam-abort output it has no use [R13], [R14]
Beam-abort output	Panel logic, latched until reset; rear BNC J6	The PEP-II beam-abort system [R24]	Dropped (D4): J6 is not cabled at SPEAR3, and the SPEAR MPS takes no status from the RF in hardware [R4]

The interfaces come into use in steps (Table 3). Every end-state input is built in from the start, read and latched, and acts only when its integration has gone in and its act mask is set [R3].

Table 3: Use of the interfaces by integration. A: acts on the outputs; M: read, latched and reported only; On: held on, without logic; —: not connected.

Interface	I2	I3	I4, I5	I6	I7	I8 on
HVPS fibers	A	A	A	A	A, legacy or new controller	A
AIM, J15	A	A	A	A	A	—
AIM, 37-pin cable to J4	A	A	A	A	A	—
PLC-5 lines at X530; ControlLogix from I4	A	A	A	A	A	A
HVPS voltage and current buffers	A	A	A	A	A	A
Klystron forward-power detector output (PLC-5; ControlLogix from I4)	A	A	A	A	A	A
ARC4 permit	M, then A	A	A	A	A	A
Waveform Buffer comparators	M, then A	A	A	A	A	A
LLRF9 status (L2)	M	M	M	A	A	A
LLRF9 enable	On	A	A	A	A	A
SPEAR MPS and orbit permits	M, then A	A	A	A	A	A
RF MPS summary permit (P5)	A	A	A	A	A	A
RF MPS heartbeat (P6)	M	M	M	M	M	M
Expansion ports	—	—	—	as needed	as needed	as needed

3 Chassis Architecture

The Interface Chassis and the Waveform Buffer are one chassis with two boards, the interlock board and the Waveform Buffer board; the prototype is built and the Waveform Buffer board was completed in April 2026 [R1]. Figure 2 shows the chassis with every external interface, by partner.

Table 4: Architecture requirements.

ID	Requirement	Basis
CH-1	One 19-inch rack chassis holds the interlock board and the Waveform Buffer board. The two boards are functionally independent: a fault or a removed Waveform Buffer board removes only the Waveform Buffer permit.	[R1]
CH-2	No processor, operating system or network lies in any path from a permit input to a permit output. The permit logic is discrete logic or a programmable logic device configured from non-volatile memory at power-up, with no software.	[R1], [R4]

ID	Requirement	Basis
CH-3	The boards exchange only these signals: the Waveform Buffer permit and its comparator states (to the interlock board); the freeze trigger and the buffered HVPS voltage and current (to the Waveform Buffer). The chassis processor reads every state and the waveforms, and sends the interlock board the reset, the ARC4 test and, from I8, the commands of J15 (§9.2), and the Waveform Buffer board the freeze, re-arm and thresholds; no command can create a permit or set an act mask (ST-4).	§8 and §9
CH-4	One Ethernet interface serves EPICS for both boards (§9). Loss of the network or of the processor changes no permit.	[R1]
CH-5	The chassis stands in B132 where the legacy cables can reach it: the J15 cable and the 37-pin cable from the AIM, the two X530 cables, the three HVPS fibers, the SPEAR MPS and orbit permit wiring, the detector cables to the PLC-5 and the ARC4 cables; any cable that cannot reach is replaced by a new run with the same pinout.	[R3]




Figure 2: The Interface Chassis and its external interfaces. Arrows give the direction of each signal and dashed lines are fibers; the signal IDs are those of Table 5. The HVPS voltage and current, in (N1, N2) and buffered out (N3, N4), travel on the panel's J2 cable through X530. The interlock board freezes the Waveform Buffer on the first latch of any of its inputs (WB-5). The chassis processor reads both boards and sends them commands: the reset, the ARC4 test and, from I8, the commands of J15 to the interlock board; freeze, re-arm and thresholds to the Waveform Buffer board; no command can create a permit (ST-4). The AIM interfaces serve I2 to I7; each input acts on the outputs only once its integration has gone in (Table 3). The LLRF9 units are daisy-chained outside the chassis (§4.2).

4 Interlock Board Inputs and Outputs

Table 5 lists every external signal of the interlock board. The sections that follow set the requirements of each group; §7 sets the electrical classes named in the last column but one.

Table 5: External signals of the interlock board.

ID	Signal	Dir.	Partner	Permit or active state	Class	Use
F1	SCR ENABLE	Out	HVPS controller	Lit: triggers enabled	Fiber out	I2 on
F2	KLYSTRON CROWBAR	Out	HVPS controller	Lit: no crowbar	Fiber out	I2 on
F3	STATUS	In	HVPS controller	Lit: controller enabled, no crowbar	Fiber in	I2 on
L1	LLRF9 enable, to Unit 2's interlock input	Out	LLRF9	High: enabled	LLRF9 out	On at I2, A from I3
L2	LLRF9 status, Unit 1's interlock output at the end of the chain	In	LLRF9	High: not tripped	LLRF9 in	M from I2, A from I6
S1	SPEAR MPS permit	In	SPEAR MPS	24 V: permit	24 V in	M at I2, then A
S2	Orbit interlock permit	In	Orbit interlock	24 V: permit	24 V in	M at I2, then A
A1	Arc permit	In	ARC4 system modules	No arc	Per O3	M at I2, then A
A2	Fired-detector identity	In	ARC4 system modules	—	Per O3	I2 on
A3	Test, reset	Out	ARC4 test and system modules	—	Per O3	I2 on
X1, X2	Expansion, TTL	In	As assigned	High: permit	TTL in	As needed
X3, X4	Expansion, 24 V	In	As assigned	24 V: permit	24 V in	As needed
V1–V5	Five AIM commands	In	AIM, J15	Table 13	TTL in	I2 to I7
V6, V7	AB summary and heartbeat	Out	AIM, J15	Table 13	TTL out	I2 to I7
V8	External MPS: both machine permits present	Out	AIM, 37-pin cable, pin 34	Low: no fault	Switch out	I2 to I7
P1–P12	PLC-5 lines at X530, among them the RF MPS summary permit (P5) and heartbeat (P6)	In, out	PLC-5, then ControlLogix	Table 16	24 V in, out	I2 on
N1, N2	HVPS voltage and current monitors	In	HVPS monitor board	Analog	Analog in	I2 on

ID	Signal	Dir.	Partner	Permit or active state	Class	Use
N3, N4	Buffered HVPS voltage and current	Out	PLC-5, then ControlLogix	Analog	Analog out	I2 on
N5	Klystron forward RF, on the cable now at J32	In	Klystron forward coupler	RF	RF in	I2 on
N6	Klystron forward-power level, on the cable now at J31	Out	PLC-5, then ControlLogix	Analog	Analog out	I2 on
E1	Ethernet	In, out	Controls network	—	—	I2 on

4.1 HVPS Controller Fibers

The three fibers run between the chassis in B132 and the trigger interconnect boards of the active HVPS controller in B118, through a switchbox that selects the unit [R12], [R17]. SCR ENABLE goes to the Right Side Trigger Interconnect board, which passes it to the Left Side board; while it is dark both boards inhibit the triggers of phases A and C, and phases B^{+} and B^{-} keep firing so that the filter inductors discharge. A dark KLYSTRON CROWBAR fiber starts a 2.37 s pulse on the Left Side board that fires the crowbar and inhibits the triggers. STATUS is lit while the controller's 24 V fault/enable output (PLC slot 5, output 0) is high and no crowbar trigger is present; it says nothing about whether the thyristors are firing [R10], [R11]. The controller's program raises that output about 3 s after the contactor closes and holds it while the contactor stays closed, whatever the trigger enable from EPICS; a crowbar makes the program open the contactor, so STATUS then stays dark until the contactor closes again (§6) [R27]. The new HVPS controller of I7 keeps the three fibers and their conventions [R3].

Table 6: HVPS fiber requirements.

ID	Requirement	Basis
IC-1	Two fiber transmitters (SCR ENABLE, KLYSTRON CROWBAR) and one receiver (STATUS), with ST connectors, compatible with the existing fibers through the switchbox and with the receivers and transmitter of both the legacy and the new HVPS controller: Broadcom HFBR-1414 transmitters, the part that the panel uses, and an HFBR-2412 receiver, or equivalents of the same family. Each transmitter gives at least the optical power of the panel's transmitter today (IC-3).	[R8], [R12], [R13]
IC-2	Light means permit or no fault, as today: SCR ENABLE lit enables the triggers, KLYSTRON CROWBAR lit means no crowbar, STATUS lit means the controller can run. Both transmitters are dark when the chassis is unpowered.	[R10], [R11]
IC-3	The optical power at each receiver of the link is measured at installation and has at least 3 dB margin over the receiver's sensitivity (*proposed*).	—

ID	Requirement	Basis
IC-4	The STATUS receiver is a latched permit input (F3), reported with its latch. The logic relies on STATUS being lit whenever the controller is ready to run, whether or not SCR ENABLE is lit. STATUS also shows that the controller's PLC runs: an SLC-500 turns its outputs off on a major fault or when it leaves Run, so the controller needs no heartbeat (D9). The new controller of I7 keeps both properties (Doc M I7b-T1).	[R4], [R10], [R27]

4.2 LLRF9 Units

Each LLRF9 unit has an opto-isolated external interlock input, held high to enable operation; a trip from it or from any of 17 internal sources (nine RF overvoltage comparators and eight slow-ADC window comparators) turns off the drive and opens the absorptive switches in the output chains. The interlock output gives $4.75\,\mathrm{V}$ unloaded through $220\,\Omega$ and falls below $0.1\,\mathrm{V}$ when tripped; its return is tied to the LLRF9 chassis. The spare output is set by default as an HVPS interlock, tripped only by slow-ADC events, to protect the klystron; the chassis does not use it, because those events also trip the unit (D13). The input level is a factory option: the input is guaranteed high at $2.8\,\mathrm{V}$, $3.9\,\mathrm{V}$ or $17.2\,\mathrm{V}$ for the $3.3\,\mathrm{V}$, $5\,\mathrm{V}$ and $24\,\mathrm{V}$ options, with absolute maxima of $3.8\,\mathrm{V}$, $6.0\,\mathrm{V}$ and $34.5\,\mathrm{V}$; the driver must supply at least $7\,\mathrm{mA}$, and $8\,\mathrm{mA}$ is recommended. The connectors are LEMO EGG.00.302.CLL, pin 1 signal and pin 2 return [R20].

The two units are daisy-chained, as decided in Doc 0 [R1] (D1): the chassis enable drives Unit 2's interlock input, Unit 2's interlock output drives Unit 1's interlock input, and Unit 1's interlock output returns to the chassis as the LLRF9 status. A trip of either unit, or a removed enable, stops the drive of Unit 1 with no chassis logic between the units, and the vendor-native link carries a reflected-power trip of Unit 2 straight to the drive.

The chassis makes the LLRF9 enable from I2 [R3]: held on at I2, and following Eq. (3) from I3, when LLRF9 Unit 1 runs the tuners (D8). After each chassis reset the chassis IOC also resets the LLRF9 interlocks, Unit 2 and then Unit 1 (ST-8).

Table 7: LLRF9 interface requirements.

ID	Requirement	Basis
IC-5	One isolated enable output (L1) to Unit 2's interlock input, high to enable. The high level lies between the guaranteed-high level and the absolute maximum of the option fitted to Unit 2, at a load current of $8\,\mathrm{mA}$ or more **[O2]**; for the $5\,\mathrm{V}$ option, 4.0–$5.5\,\mathrm{V}$ (*proposed*). The low level is below $0.4\,\mathrm{V}$. The output is current-limited and survives a short circuit. From I2 it is held on while the chassis is powered and its supplies are in range (IC-43), and from I3 it follows Eq. (3); a jumper selects the mode (LG-8).	[R4], [R20]
IC-6	One isolated status input (L2) for Unit 1's interlock output at the end of the chain, with a threshold between $1.0\,\mathrm{V}$ and $2.5\,\mathrm{V}$ and an input current of at most $2\,\mathrm{mA}$ (*proposed*). The spare outputs of the units are not connected (D13).	[R20]
IC-7	LEMO connectors that mate with the LLRF9 cables: EGG.00.302.CLL, or EGG.00.303.CLL where a different level must not be cross-connected.	[R20]
IC-8	The chassis does not tap the link from Unit 2 to Unit 1, so that it cannot load that link; which unit tripped first is read from the LLRF9 interlock records in EPICS.	[R1], [R20]

4.3 RF MPS

Until I4 the RF MPS is the PLC-5, from I4 the ControlLogix, which takes over the PLC-5 field wiring and keeps its outputs [R3]. The PLC-5's global interlock sum (output O:031/0, the AB summary) and its heartbeat (O:031/5) reach the chassis on the X530 lines J3-09 and J3-21 (P5, P6) and serve as the RF MPS summary permit and heartbeat. The heartbeat is a pulse one scan long each time a 50 ms timer expires; it stops when an analog or thermocouple module reports a read error [R19]. The chassis sends the RF MPS no heartbeat (D9), takes no reset from it and sends it no status lines (D10): every reset reaches the RF MPS from the chassis on the reset-request line P10, as from the panel today, and the chassis IOC reports every state to EPICS (§9).

Table 8: RF MPS interface requirements.

ID	Requirement	Basis
IC-9	The RF MPS summary permit (P5) is a latched permit input taken from the global interlock sum line; it acts from I2 (D2).	[R1], [R4], [R19]
IC-10	A heartbeat watchdog on P6 accepts pulses of 1 ms or longer and latches when no rising edge arrives within the timeout, set by a component or jumper between 0.1 s and 1 s to three to five times the measured period **[O6]**; the measured period is reported. Its act mask stays off in every phase: the latch is reported and raised as a MAJOR alarm, as the AIM raises a lost heartbeat today, and removes no permit (D2) **[O9]**.	[R1], [R19], [R23]
IC-11	No reset input from the RF MPS: a reset passes from the chassis to the RF MPS on P10, from FAULT_RESET until I8 and from the chassis IOC afterwards (IC-30, §9.2), as from the panel today (D10).	[R13], [R19]
IC-12	No status lines to the RF MPS: the chassis IOC reports every state to EPICS (§9, D10).	[R1]

4.4 SPEAR MPS and Orbit Interlock

Both systems provide a 24 V permit that today reaches only VXI Slot 5, where losing either asserts RF_FAULT and the RFP removes the drive; the module's J3 output also drives the AIM's External MPS channel [R2], [R4]. Slot 5 stays in service until the VXI crate goes at I8, for this RF cut and for the legacy software trip. From I2 the chassis takes both permits in parallel and drives the External MPS line to the AIM in place of J3 (D7, §4.9).

Table 9: External permit requirements.

ID	Requirement	Basis
IC-13	Two isolated 24 V permit inputs (S1, S2), latched, paralleled with the Slot 5 inputs from I2 to I8. Their input current is the lowest that keeps the noise margin of §7; the source budget is checked before I2 **[O7]**.	[R4]
IC-14	They are read from I2 and act by their act masks once I2 is integrated, after the logged run of I2-T4: they remove SCR ENABLE, and from I3 the LLRF9 enable.	[R3], [R4]

4.5 ARC4

The ARC4 detects the light of an arc at the four cavity windows (two fibers each), the klystron output window and the circulator. Its two system modules present a fail-safe, active-high arc permit and the identity of the detector that fired; its test module lets the chain be exercised without an arc. Only the system modules and the test module connect to the chassis [R1].

Table 10: ARC4 interface requirements.

ID	Requirement	Basis
IC-15	The arc permit (A1) is a latched permit input of the class that the ARC4 output requires: an isolated 24 V input for an active output, or a wetted input (the chassis supplies an isolated 24 V through the contact) for a dry contact or solid-state relay **[O3]**.	[R1]
IC-16	The fired-detector identity (A2) is read for ten channels, as parallel bits or an encoded word, latched with the arc permit and reported in the first-fault record and to EPICS.	[R1]
IC-17	Test and reset lines to the ARC4 (A3) are driven from EPICS commands through the chassis processor; a chassis reset also resets the ARC4 latch.	[R1]
IC-18	The arc permit acts after a logged run without nuisance trips, by its act mask.	[R3]

4.6 Beam Abort

The panel's beam abort, latched until reset and driven to rear BNC J6 [R13], was made for the PEP-II beam-abort system [R24]; at SPEAR3 J6 is not cabled, and the SPEAR MPS and the orbit interlock take no status from the RF in hardware [R4] (D4).

Table 11: Beam-abort requirements.

ID	Requirement	Basis
IC-19	No beam-abort output (D4).	[R4], [R24]
IC-20	J15 pin 15, the AIM's beam-abort command, is not connected (D4).	[R14], [R15]

4.7 Expansion Ports

Table 12: Expansion port requirements.

ID	Requirement	Basis
IC-21	Two TTL permit inputs (X1, X2) on BNC connectors, input impedance about 1 kΩ, so that a fast source can be terminated in 50 Ω with a terminator at the chassis.	[R4]
IC-22	Two 24 V permit inputs (X3, X4).	[R4]
IC-23	All four are latched permit inputs with act masks, off until assigned. An unassigned port is closed with a plug that gives its permit, so that it shows no fault (*proposed*).	[R4]

4.8 AIM Cable J15 (I2 to I7)

The AIM drives 21 of the 25 lines of J15: the six commands; its fused $\pm 12\,\mathrm{V}$ and $5\,\mathrm{V}$, which power the whole Fast Interlock Chassis; and twelve arc trip-test lines. Pins 10 and 23 return the AB summary and the heartbeat to it, and pins 17 and 18 are grounds. The Fast Interlock Chassis loads each command with a $2\,\mathrm{k}\Omega$ pull-up and a Schmitt trigger and sends it to the panel as a fiber that is lit while the line is low: for a request, or, on pin 15, for no abort (the AIM's net there is ABORT_BAR, inverted by its output buffer). It drives pins 10 and 23 from open-collector fiber receivers with $1\,\mathrm{k}\Omega$ pull-ups, low while the fiber is lit, into the AIM's Schmitt-trigger inputs with $10\,\mathrm{k}\Omega$ to ground [R12], [R14], [R15]. Table 13 gives the resulting sense of each line. The AIM latches an AB summary fault, which trips the legacy station and blocks its turn-on, and an AB heartbeat fault, which raises a major alarm [R23]; V6 and V7 are therefore needed for as long as the AIM runs the legacy station.

Table 13: J15 lines [R12], [R14], [R15].

ID	J15 pin	Signal; panel request	Active on J15	Use in the chassis
V1	1	FILAMENT_ON; filament and focus request	Low: request	To the filament-request line (P8)
V2	14	SOLENOID_ON; station online request	Low: request	To the solenoid-request line (P7); command input of the logic (c_{ON})
V3	2	HVPS_ON; HVPS on request, a level held by the AIM	Low: request	Command input of the logic (c_{HV})
—	15	BEAM_ABORT; VXI beam abort	High: abort	Not connected (IC-20)
V4	3	FILAMENT_TIMEOUT; filament timeout bypass, a pulse	Low: request	To the timeout-request line (P9)
V5	16	FAULT_RESET; reset, a pulse	Low: reset	To the reset-request line (P10); resets the chassis latches
V6	10	AB_SUMMARY	Low: no fault	From the AB summary line (P5)
V7	23	HEART_BEAT	Low during each pulse	From the heartbeat line (P6)
—	4, 5, 6	The AIM's fused $\pm 12\,\mathrm{V}$ and $5\,\mathrm{V}$	—	Not connected
—	17, 18	AIM grounds	—	Reference of the J15 circuits
—	7–9, 11–13, 19–22, 24, 25	Arc trip-test lines TT0 to TT11	Low pulses	Not used

Table 14: AIM interface requirements.

ID	Requirement	Basis
IC-24	A 25-pin D connector that takes the existing J15 cable unchanged, with the pinout of the Fast Interlock Chassis.	[R12], [R14]

ID	Requirement	Basis
IC-25	The five command inputs present the load of the Fast Interlock Chassis: a 2 kΩ pull-up to 5 V on the AIM side of the isolation and a Schmitt-trigger input, so that an open line reads as no request. They pass the AIM's shortest pulse without loss [O4]. Pins 10 and 23 are driven as the Fast Interlock Chassis drives them, open-collector with 1 kΩ pull-ups to 5 V: low for no fault and during each heartbeat pulse, into the AIM's 10 kΩ inputs and, on pin 10, its 1 μF.	[R12], [R14], [R15]
IC-26	Pins 4 to 6, the AIM's fused supplies, are not connected, and the chassis draws no power from the AIM; pins 17 and 18 are the reference of the J15 circuits; the twelve trip-test lines are not used.	[R14], [R15]
IC-27	A command path from the chassis IOC takes over the five commands when the AIM is retired at I8 (§9.2); a jumper selects J15 or the IOC, and its state is reported.	[R3]

4.9 AIM Cable J4 (I2 to I7)

The 37-pin cable from J2 of the Fast Interlock Chassis to J4 of the AIM carries the twelve differential arc signals and, on pin 34, the spare-fault line to the AIM. The AIM also puts its fused 5 V on pins 35 to 37 and its ground on pins 17 to 19, which the Fast Interlock Chassis leaves unconnected [R14], [R15]. The AIM pulls the spare-fault line up through 10 kΩ and reads it high as a fault. It holds that line as its External MPS channel, which today carries Slot 5's J3 output and records the cause of a SPEAR MPS or orbit trip; the trip itself comes from Slot 5 through RF_FAULT [R2], [R23]. Jumpers on the AIM enable its arc channels and External MPS (fault-enable word `0x71FB`, read 11 November 2026) [R15]. The chassis takes the cable over, so that the AIM sees what it sees today and its jumpers stay as they are (D7).

Table 15: AIM J4 interface requirements.

ID	Requirement	Basis
IC-27a	A 37-pin D connector that takes the existing cable unchanged, with the pinout of J2 of the Fast Interlock Chassis.	[R14], [R15]
IC-27b	The spare-fault line, pin 34 (V8), is pulled low while both machine permits are present, by an isolated switch to the AIM's ground with no pull-up of its own. It follows the inputs S1 and S2 themselves, not their latches or act masks, from I2, so that the AIM latches and resets External MPS as it does now. It opens when either permit is lost, the chassis loses power or the cable is unplugged, and the AIM's pull-up then reads External MPS.	[R2], [R15], [R23]
IC-27c	The twelve arc lines carry no signal: passive terminations to the AIM's ground on the cable (O4) hold them at the level of a dark detector, with no difference between the two wires of each pair, so that the AIM's arc channels stay quiet with their enables unchanged. The chassis IOC reports the arcs from the ARC4 (ST-7). Pins 35 to 37, the AIM's fused 5 V, are not connected, as in the Fast Interlock Chassis.	[R14], [R15]

4.10 PLC-5 Lines at X530

The panel's two 25-pin connectors J2 and J3 are cabled to cross-connect X530 in rack B132-14; the lines are 24 V and run to the PLC-5's 1771-IBN input module (10–30 V DC, sinking) and 1771-OBN output module

(10–30 V DC, sourcing) [R13], [R16], [R18], [R21]. Table 16 gives each line by the panel schematic's pin, the PLC-5 point from the wiring diagrams and its use in the program [R18], [R19], and what the chassis does with it; the lines that the panel only displays are not connected (Table 2). The drawings agree on the signal names but not on the pin and terminal numbers [O5]. From I4 the ControlLogix keeps these lines on the same field wiring.

Table 16: Lines at X530 (pins of SD-340-311-01).

ID	Line (pin)	PLC-5 point	Program use	Chassis
P1	Main-focus summary (J2-07, "Fault15")	O:031/12 (output 032)	Main-focus summary	Latched permit input, crowbar group (p_{FM})
P2	Bucking-coil summary (J2-20, "Fault15")	O:031/13 (output 033)	Bucking-coil summary	Latched permit input, crowbar group (p_{BC})
P3	Waveguide pressure (J3-06)	O:030/12	Waveguide air-pressure summary	Latched permit input (p_{WGA})
P4	Collector (J3-16)	O:031/6	No collector-power trip	Latched permit input (p_{COL})
P5	AB summary (J3-09)	O:031/0	Global interlock sum	RF MPS summary permit (p_{MPS}), acting from I2; driven to the AIM (V6)
P6	AB heartbeat (J3-21)	O:031/5	One scan high after each 50 ms timer	Heartbeat watchdog (p_{HB}), alarm only; driven to the AIM (V7)
P7	Solenoid request (J2-18)	I:031/3	With I:031/7, the online bit	Output from command V2
P8	Filament request (J2-21)	I:031/1	Starts the warm-up; enables the focus outputs	Output from command V1
P9	Timeout request (J2-22)	I:031/2	Timer bypass, held while the filament is on	Output from command V4
P10	Reset request (J2-23)	I:030/0	Clears the fault latches	Output from command V5
P11	Online mode (J2-25)	I:031/7	With I:031/3, the online bit	Output, held on while the chassis is powered (IC-36)
P12	Local mode (J2-12)	I:030/1	Copied to EPICS only	Not connected; the PLC-5 reads remote (IC-36)
N1	HVPS voltage in (J2-01, J2-14)	—	From the HVPS monitor board	Differential input (IC-32)
N2	HVPS current in (J2-02, J2-15)	—	From the HVPS monitor board	Differential input (IC-32)
N3	HVPS voltage out (J2-03; return J2-16)	AI 2, ch. 11 (terminal 13)	Collector power; HV detected	Buffer output
N4	HVPS current out (J2-04; return J2-17)	AI 2, ch. 12 (terminal 14)	Collector power	Buffer output
—	Grounds (J2-05, -08, -13; J3-12, -13)	—	—	Connected as on the panel

ID	Line (pin)	PLC-5 point	Program use	Chassis
—	Display only: main focus on (J2-06), filament (J2-09), timeout (J2-10), HV detected (J2-11), bucking coil on (J2-19), RF detected (J2-24); the 13 area summaries on J3 other than waveguide pressure and collector; the spares (J3-10, -11, -22 to -25)	O:031/1, /2, /3, /7, /10; O:030/0 to /11, /13 to /17	Shown on the panel only	Not connected

The pairing follows the signal names: the panel drives the filament-request line J2-21 from receiver U14 (“filament on”) and the solenoid-request line J2-18 from U13 (“solenoid on”) [R13], so V1 reaches the filament request and V2 the online bit, as the legacy software treats them [R22]. The fiber-cable diagram swaps the labels of the two fibers at the Fast Interlock Chassis end **(most likely)** [R12], [R17]. The panel schematic numbers J3 in the reverse pin order of the cross-connect diagram, which puts a “Waveguide Air MPS” line on the schematic’s spare 1 (J3-22) [R11], [R13], [R16].

Table 17: PLC-5 interface requirements.

ID	Requirement	Basis
IC-28	Two 25-pin D connectors that take the existing J2 and J3 cables unchanged, with the pinout of SD-340-311-01.	[R13]
IC-29	Every line of Table 16 that the chassis takes keeps its direction, level and sense: a line the PLC-5 drives is an isolated $24\,\mathrm{V}$ input of the chassis; a line the panel drove is an isolated $24\,\mathrm{V}$ sourcing output, able to drive a 1771-IBN input and later the ControlLogix input that replaces it. The display-only lines are left unconnected.	[R13], [R18]
IC-30	Each command from the AIM reaches its PLC-5 line (V1, V2, V4 and V5 to P8, P7, P9 and P10), as on the panel; the online-mode line P11 is held on and the local-mode line P12 is not connected (IC-36); the AB summary and heartbeat lines are passed on to the AIM (V6, V7).	[R13]
IC-31	Every line that the chassis takes is shown on its front panel and reported to EPICS (§9).	[R13]

4.11 Analog Signals

The HVPS monitor board in the HVPS controller provides the voltage at $10\,\mathrm{kV/V}$ and the current at $5\,\mathrm{A/V}$ [R2]; the panel buffers both into the PLC-5’s analog module, whose program takes $0.024\,331\,\mathrm{kV}$ and $0.012\,4\,\mathrm{A}$ per count, the same scale for a $\pm 10\,\mathrm{V}$ input range, and calls the high voltage detected above 400 counts (about $9.7\,\mathrm{kV}$) [R19]. The program also takes the klystron forward power, on analog input 2, channel 10 (terminal 12, RF PWR LEVEL), from the rear output J31 (RF AMPL OUTPUT) of the Fast Interlock Chassis detector [R18], as $(0.017\,c)^2$ kW for c counts, a detector output proportional to the RF amplitude, about $0.144\,\mathrm{V}$ per $\sqrt{\mathrm{kW}}$ on that range; the RF power is detected above 175 counts (about $9\,\mathrm{kW}$) [R19]. In that chassis the RF enters on J32, and a detector and an inverting amplifier, powered from the AIM’s supplies on J15, give 0 to $10\,\mathrm{V}$ through $1\,\mathrm{k\Omega}$ on J31 [R14].

Table 18: Analog signal requirements.

ID	Requirement	Basis
IC-32	Differential inputs for the HVPS voltage and current monitors (N1, N2) on the panel's pins (Table 16), input range ± 10 V, common-mode range at least ± 10 V and common-mode rejection at least 60 dB at 60 Hz (*proposed*).	[R13]
IC-33	Buffered single-ended outputs (N3, N4) to the PLC-5 at unity gain, gain error at most 0.1 % and offset at most 5 mV (*proposed*), so that the scales of 10 kV and 5 A per volt reach the PLC-5 unchanged; bandwidth at least 1 kHz.	[R2], [R19]
IC-34	Copies of both signals to the Waveform Buffer through separate buffers, with a bandwidth of at least 50 kHz (*proposed*); a fault on one copy does not disturb the other.	[R3], [R5]
IC-35	A klystron forward-power detector in place of the Fast Interlock Chassis's: RF input (N5) for the cable now on J32; output (N6), 0 to 10 V through 1 kΩ, on a connector that takes the PLC-5 cable now on J31 (pin A signal, pin B ground); the transfer curve of the legacy detector, about 0.144 V per $\sqrt{\text{kW}}$ on the PLC-5's scale, within 2 % of reading over the operating range (*proposed*), taken from the spare Fast Interlock Chassis or from archived readings before design (O4). The chassis powers it; no front monitor output is needed. It serves the PLC-5 and then the ControlLogix for as long as they compute the collector power from it.	[R12], [R14], [R18], [R19]

4.12 Operator Controls and Display

Table 19: Operator controls and display.

ID	Requirement	Basis
IC-36	No key switches (D6). The online-mode line P11 is held on while the chassis is powered, so that the PLC-5's online bit follows the station-online command V2 alone, which the operator sets from EPICS (`SRF1:STN:AIM:SOLENOID`) until I8; the same command enters the logic as c_{ON}. If the chassis loses power, P11 drops and the legacy software takes the station offline. The local-mode line P12 is not connected, so the PLC-5 reads remote.	[R19], [R22], [R23]
IC-37	Front-panel indicators for every permit input (present, latched), every output, the first fault, the heartbeat, each act mask that is off and the five AIM commands. The panel's display of PLC-5 states is not reproduced.	[R1], [R13]
IC-38	No front-panel reset button (D6). Every reset comes from FAULT_RESET on J15 (I2 to I7) or an EPICS command (LG-2); bench tests reset through the IOC or the simulators.	—

5 Interlock Board Logic

The panel's GAL22V10 forms SCR ENABLE, KLYSTRON CROWBAR and the beam abort, and two flip-flops latch the beam abort and the crowbar until reset; its equations are not documented [R13]. The equations below are written from the required behavior of the system [R1], [R4], [R8]–[R11], [R19] and are compared with the recorded behavior of the panel before the logic is frozen [O1]. Figure 3 draws them.




Figure 3: Permit logic of the interlock board, Eqs. (2) to (6). Every latched input passes its fault latch and act mask, Eq. (1); the LLRF9 status L2 has only a mask in the permit path, because the LLRF9 latches it itself; the commands V2 and V3 do not latch. The LLRF9 units are daisy-chained outside the chassis: the enable L1 reaches Unit 1 through Unit 2, and Unit 1's interlock output returns as the input L2. The External MPS line V8 follows the raw machine permits.

5.1 Notation

Every symbol in the equations is binary: 1 means a permit present, a request active or an output on; $\wedge$ is AND, $\vee$ OR and $\neg$ NOT. Each permit input k has three states: $x_k = 1$ while its permit is present (24 V on the line, the fiber lit or the LLRF9 output high), $a_k = 1$ when its act mask is set (LG-8), and $L_k = 1$ while its fault latch is set. The latch is set when $x_k = 0$ and is cleared by a reset only if $x_k = 1$ at that moment. The effective permit of the input is

$$p_k = \neg\,(a_k \wedge L_k), \tag{1}$$

so an input whose mask is off never removes a permit, while its latch still records every fault. The LLRF9 status is latched inside the LLRF9 itself, so in the permit path it acts without a chassis latch,

$$q_u = \neg a_u \vee x_u,$$

and has a record latch only (LG-6). Command inputs request an action and do not latch. Table 20 lists every symbol with its signal (Table 5) and its source.

Table 20: Symbols of the logic.

Symbol	Equal to 1 when	Signal	Source
p_{MPS}	The RF MPS gives its summary permit, the global interlock sum (AB summary)	P5 (J3-09)	PLC-5 O:031/0, then the ControlLogix
p_{HB}	Heartbeat pulses arrive within the watchdog timeout (IC-10); its act mask stays off, so it only alarms (D2)	P6 (J3-21)	PLC-5 O:031/5, then the ControlLogix
p_{SMPS}	The SPEAR MPS gives its beam permit	S1	SPEAR MPS
p_{ORB}	The orbit interlock gives its permit	S2	Orbit interlock
p_{ARC}	No arc	A1	ARC4 system modules
p_{WB}	No Waveform Buffer comparator or collector-power trip (WB-7)	Between the boards	Waveform Buffer
p_{X1} to p_{X4}	Each assigned expansion permit present	X1 to X4	As assigned
P_S	All ten permits above: the station permit, Eq. (2)	—	—
p_{ST}	STATUS lit: the controller enabled by its PLC and no crowbar trigger; the latched effective permit	F3	HVPS controller
p_{FM}	Main-focus summary on: filament requested, main-focus voltage and current inside their limits, supply's internal contact closed	P1 (J2-07)	PLC-5 output 032 (O:031/12)
p_{BC}	Bucking-coil summary on: filament requested, bucking-coil voltage and current inside their limits	P2 (J2-20)	PLC-5 output 033 (O:031/13)
P_{CB}	Every further input assigned to the crowbar group by jumper gives its permit; 1 when none is assigned, the default (D3)	Jumpers (LG-8)	—
p_{WGA}	Waveguide air-pressure summary on	P3 (J3-06)	PLC-5 O:030/12
p_{COL}	No collector-power trip: the PLC-5 latches one when the HVPS power less the klystron output power stays above 1 200 kW for 0.7 s	P4 (J3-16)	PLC-5 O:031/6
q_u	LLRF9 status high: Unit 1's interlock output, high only while neither unit is tripped and the enable is present	L2	LLRF9 Unit 1
c_{HV}	HVPS on requested	V3 (J15 pin 2, HVPS_ON) until I7; the chassis IOC from I8	State machine through the AIM, then the coordinator
c_{ON}	Station online requested	V2 (J15 pin 14, SOLENOID_ON) until I7; the chassis IOC from I8	Operator through EPICS and the AIM, then the coordinator
EN	LLRF9 enable on	L1	To Unit 2's interlock input

Symbol	Equal to 1 when	Signal	Source
CB	KLYSTRON CROWBAR lit: no crowbar	F2	To the HVPS controller
SCR	SCR ENABLE lit: triggers enabled	F1	To the HVPS controller
XMPS	External MPS line held low: both machine permits present	V8	To the AIM's J4, I2 to I7

5.2 Equations

The station permit is the product of every permit that must stop the RF:

$$P_S = p_{MPS} \wedge p_{HB} \wedge p_{SMPS} \wedge p_{ORB} \wedge p_{ARC} \wedge p_{WB} \wedge p_{X1} \wedge p_{X2} \wedge p_{X3} \wedge p_{X4}. \tag{2}$$

The outputs are:

$$EN = P_S \wedge p_{ST}, \tag{3}$$
$$CB = p_{FM} \wedge p_{BC} \wedge P_{CB}, \tag{4}$$
$$SCR = c_{HV} \wedge c_{ON} \wedge CB \wedge p_{WGA} \wedge p_{COL} \wedge P_S \wedge q_u, \tag{5}$$
$$XMPS = x_{SMPS} \wedge x_{ORB}. \tag{6}$$

An input whose act mask is off drops out of every equation but Eq. (6) (Eq. (1) and q_u); Table 3 gives when each input acts, and Table 21 the reason for each term. Figure 3 draws the equations.

Table 21: Reasons for each term.

Output	Term and reason	Basis
LLRF9 enable	Every station permit removes the drive: the RF MPS, the SPEAR MPS, the orbit interlock, an arc, a Waveform Buffer trip and the HVPS STATUS, which goes dark when the crowbar fires or the controller's PLC stops (IC-4)	[R4], [R8]
LLRF9 enable	No dependence on SCR ENABLE or on the LLRF9 status, so that the units can be reset while the HVPS is off and no permit waits on itself. A trip of Unit 2, such as on reflected power, reaches the drive of Unit 1 through the daisy chain, not through the chassis (D1)	[R1], [R4], [R20]
KLYSTRON CROWBAR	Fired, and latched, on a main-focus or bucking-coil summary fault: a coil current outside its limits can steer the beam into the tube body, as the panel does today.	[R9], [R11], [R12], [R13]
SCR ENABLE	The HVPS-on request and the waveguide air-pressure and collector-power summaries, as in the panel; the station-online command in place of the panel's online key, so that taking the station offline from EPICS removes SCR ENABLE at once (D6)	[R11], [R13]
SCR ENABLE	Dark whenever KLYSTRON CROWBAR is dark, as a redundant inhibit	[R9]
SCR ENABLE	Every station permit, and from I6 the LLRF9 status (D12): with the drive off the collector would take the full beam power	[R4], [R8], [R11]

Output	Term and reason	Basis
SCR ENABLE	The RF MPS summary permit from I2, which the panel did not use: every RF MPS trip already trips the station through the AIM, and the chassis now removes the high voltage at once instead of after the state machine's ramp-down (D2)	[R19], [R23]
None	The RF MPS heartbeat only alarms, as on the AIM today; a stopped RF MPS removes the summary permit if its outputs turn off (D2, O9)	[R19], [R23]
SCR ENABLE	Not the HVPS STATUS: a dark STATUS means that the controller has already inhibited its triggers or fired the crowbar; from I3 STATUS removes the LLRF9 enable, and from I6, through the LLRF9 status, SCR ENABLE	[R4], [R8], [R10]
External MPS line	The raw permits, from I2, before the masks are set: the AIM latches, reports and resets the channel as it does with Slot 5's J3, and the legacy software needs no change	[R2], [R23]

Expected, and compared with the baseline of the panel: with the filament off the coil summaries are off, so KLYSTRON CROWBAR stays dark and latched until the reset of the next turn-on.

5.3 Latching, Reset and First Fault

Table 22: Latching, reset and first-fault requirements.

ID	Requirement	Basis
LG-1	Every permit input has a fault latch, set by the input whatever its act mask, and cleared only by a reset while the input is healthy.	[R4]
LG-2	A reset acts on its rising edge and resets all latches at once. It comes from FAULT_RESET on J15 (I2 to I7) or an EPICS command through the chassis IOC, and is passed on to the RF MPS on P10 (IC-11); there is no front-panel reset (IC-38). A reset line held active does not hold the latches clear; a reset held for more than 10 s is reported (*proposed*).	[R1], [R4]
LG-3	The crowbar latch is cleared by the same reset, which also resets the ARC4 latch and the Waveform Buffer comparators.	[R1], [R13]
LG-4	A first-fault register captures the latches of all acting inputs at the first fault after a reset and holds them until the next reset. Faults closer together than 100 ns are recorded together (*proposed*).	[R1], [R4]
LG-5	A second register does the same for inputs whose act mask is off, so that a monitor-only run records what would have tripped.	[R3]
LG-6	The LLRF9 status has a record latch and enters both registers, although it acts directly in the permit path.	[R4]
LG-7	A fault that a removed output causes, such as an LLRF9 trip after its enable was removed, does not displace the first fault.	[R4]

5.4 Act Masks

Table 23: Act mask requirements.

ID	Requirement	Basis
LG-8	One act mask per permit input, the crowbar-group selection of each input, the mode of the LLRF9 enable (held on or by the logic, IC-5) and the J15 or IOC command source are set by jumpers or switches inside the chassis, never by software.	[R3], [R4]
LG-9	Every mask is read back, shown on the front panel when off and reported to EPICS, so that the configuration of each integration is recorded.	[R3]
LG-10	The masks follow Table 3; the configuration of each integration is part of its entry criteria.	[R3]

6 Station Shut-Off and Reset

This section sets out how the station shuts off and how it is reset and turned on again, today and with the chassis from I2. It is read from the state machine, the station records and the programs of the RF MPS and the HVPS controller [R19], [R22], [R23], [R27]; where the behavior rests on logic that is not documented, the panel's equations and the AIM's commands, it is marked (O1, O4).

6.1 Latches and Resets

Table 24 lists each unit that latches a trip and what resets it.

Table 24: Latches of the station and their resets.

Unit	Latches	Reset today	From I2
AIM (VXI slot 12)	Its arc channels, the VXI backplane fault (any RF_FAULT), the AB summary and heartbeat, the forced fault, External MPS and the beam abort [R23]	`SRF1:STN:AIM:MODU.RSTF`, which also sends FAULT_RESET on J15: three times in the reset sequence, once at the end of each turn-on and many times in its arc-threshold test [R22], [R23]. A forced fault holds until an operator turns it off	Unchanged, with its arc channels quiet (IC-27c); each FAULT_RESET also resets the chassis. Retired at I8
Panel, then interlock board	The panel: the crowbar and the beam abort, in two flip-flops [R13]	FAULT_RESET through the Fast Interlock Chassis, which the panel passes on to the PLC-5 (J2-23) [R12], [R13]	Every permit input (LG-1), reset by FAULT_RESET until I7, by the chassis IOC (ST-4) and from I8 by the coordinator; passed on to the RF MPS (P10) and followed by the LLRF9 resets (ST-8)
RF MPS (PLC-5; ControlLogix from I4)	Each fault, and the summaries that it drops, the AB summary (P5) among them [R19]	Its reset line I:030/0, from the panel: while the line is high each latch whose fault has cleared is released, and the summaries return at the end of that scan [R19]	The same line, P10, driven by the chassis (RS-1)

Unit	Latches	Reset today	From I2
HVPS controller (SLC-500 in B118)	Its own faults, such as the crowbar, the arcs and an overvoltage, and the SCR ON latch that runs its regulator [R23], [R27]	`SRF1:HVPS:RESET:CTRL` over Remote I/O, in the reset sequence, or its local reset; never through the fibers. The SCR ON latch sets only within 0.5 s of the trigger enable `SRF1:HVPSSCR:ON:CTRL` turning on, and only with SCR ENABLE lit [R23], [R27]	Unchanged until I7
RFP and IQAs (VXI)	Their RF faults, which drive RF_FAULT [R23]	Fault and latch resets in the reset sequence [R23]	Unchanged until I8
LLRF9 Units 1 and 2	The interlock input and the internal trips of each unit [R20]	By hand, `$(SYS):ILOCK:RESET` of each unit, while they are monitor-only (I1) [R26]	By the chassis IOC after each chassis reset, Unit 2 then Unit 1 (ST-8)
ARC4	The fired detector (O3)	None: monitor-only from I1	The chassis reset (LG-3)

6.2 Shut-Off

Today every trip ends in the state machine's turn-off [R22]. Once a station summary turns bad (`SRF1:STNOFF:SUMY:STAT`) the state machine forces the beam abort and, after 1 s, sets the RFP to TUNE; sets the HVPS voltage request to zero and waits 5 s; turns off the HVPS trigger enable over Remote I/O, the RF switch and the loops; and, after a fault, saves the fault files. The trigger enable stops the regulator of the HVPS controller, whose SCR ON latch drops, but leaves the contactor closed, so STATUS stays lit (§4.1) [R27]. A dark SCR ENABLE stops the triggers at once, in hardware; the controller's program then drops the same latch, which the state machine reads as a lost supply-on status (`SRF1:HVPSSUPPLY:ON:STAT`) and answers with the same turn-off [R23], [R27]. Table 25 follows each trip.

Table 25: Shut-off by trip.

Trip	Today	From I2
RF fault in the VXI crate: RFP, IQA, AIM, forced fault	RF_FAULT zeroes the drive at once; the turn-off ramps the high voltage down and ends it after about 6 s, unless the panel or the AIM removes it earlier through logic that is not documented (O1, O4) [R22], [R23]	As today; the chassis sees the trip only if the AIM drops its HVPS-on request (c_{HV}), and the IOC freezes the Waveform Buffer (ST-9). From I6 the LLRF9 drives, and its trips remove SCR ENABLE (D12)
SPEAR MPS or orbit permit	Slot 5 asserts RF_FAULT and the AIM's External MPS; then as above, or the PLC-5's collector protection removes SCR ENABLE through the panel after 0.7 s if the collector power stays above $1\,200$ kW [R2], [R19]	Also latched in the chassis and, once acting, SCR ENABLE dark at once; External MPS driven by the chassis (IC-27b); from I3 the LLRF9 enable removed
RF MPS trip (AB summary)	The AIM latches it and asserts RF_FAULT; then as above [R19], [R23]	SCR ENABLE dark at once, latched (P5, D2); the AIM path unchanged
Collector-power or waveguide air-pressure summary	The panel removes SCR ENABLE at once; the AB summary trips too [R13], [R19]	As today, and latched in the chassis

Trip	Today	From I2
Main-focus or bucking-coil summary	The panel darkens KLYSTRON CROWBAR, latched, and SCR ENABLE: the controller fires the crowbar and inhibits its triggers; its program then drops the SCR ON latch and opens the contactor, unless its crowbar-lockout bit is set, so STATUS stays dark until the contactor is closed again and the station turns off with no automatic reset [R10], [R13], [R27]	As today, by Eq. (4); the dark STATUS latches F3, which from I3 removes the LLRF9 enable
HVPS controller: arc trigger or own fault	The controller fires the crowbar or inhibits its triggers itself and drops its SCR ON latch; after a crowbar or a current trip it also opens the contactor, so STATUS stays dark until the contactor is closed again; the station turns off on the HVPS summaries, with no automatic reset while the contactor is open [R10], [R23], [R27]	As today; F3 latched, a record at I2; from I3 it removes the LLRF9 enable, and from I6, through the LLRF9 status, SCR ENABLE
ARC4 or Waveform Buffer trip	None	Latched; once acting, SCR ENABLE dark at once, and the station turns off on the lost supply-on status; the IOC records the cause (ST-3, ST-7)
Operator turn-off	The turn-off, with no fault files and no automatic reset; STATUS stays lit [R22], [R27]	As today; no chassis latch is set, so from I3 the LLRF9 enable stays on
Station offline (`SRF1:STN:AIM:SOLENOID`)	The PLC-5's online bit drops (`SRF1:STN:LOCAL:ON`) and the station turns off, with no automatic reset; the panel's SCR ENABLE follows its key switch instead [R13], [R22]	SCR ENABLE dark at once (c_{ON}, D6); then as today
HVPS contactor opened, by an operator or on a heater fault	STATUS goes dark; the station turns off on the HVPS summaries, with no automatic reset while the contactor is open [R22], [R27]	F3 latched: from I3 the LLRF9 enable stays off until a reset after the contactor closes again
Chassis power or IOC lost	—	Power: every permit removed and the crowbar fired (IC-42); a reset is needed after power returns (IC-43). IOC: no permit changes, but no LLRF9 resets (ST-8), so from I3 a tripped LLRF9 is reset from its own screens

6.3 Reset and Restart

Reset sequence. An operator resets the station with `SRF1:STN:RESET:CTRL`, which runs for about 3.2 s [R23]:

- at 0 s, the IQA faults cleared;
- at 0.1 s, the AIM reset; its FAULT_RESET resets the panel, from I2 the chassis, and through J2-23 (P10) the PLC-5;
- at 0.2 s, the RFP and IQA latches reset, and the HVPS controller reset started on `SRF1:HVPS:RESET:CTRL` over Remote I/O;
- at 2.2 s, the AIM and the RFP reset again, and the HVPS reset ended: the record makes a 3 s pulse, but the sequence writes it back to zero;

- at 3.2 s, the AIM reset a third time.

The later AIM resets clear what the first cannot. The PLC-5 releases its latches only while its reset line is high and sets its summaries at the end of that scan, so at the first reset the AIM's latch of the AB summary, and from I2 the chassis latch of P5, still sees the fault; they clear at the second [R19], [R23].

Automatic reset. After a turn-off on a fault the state machine resets the station by itself if the retry count `SRF1:STN:RESET:COUNTER` is above zero, no forced fault is set and the HVPS contactor is closed with the station online. It runs the reset sequence, lowers the count by one and waits 5 s, until the turn-on summary (`SRF1:STNON:SUMY:STAT`) is clean or the count runs out; then it turns the station back on in the state it had, or leaves it off [R22].

Turn-on. The turn-on to ON_CW spends four to five seconds loading the DACs, homing the tuners and setting the loops; it then turns on the RF switch, sets the HVPS voltage request, and gives the trigger enable over Remote I/O and the HVPS-on request through the AIM together. Once the station is up it resets the beam abort and, through the AIM, the faults once more [R22]. The HVPS controller sets its SCR ON latch only within 0.5 s of the trigger enable and only while SCR ENABLE is lit [R27]: a SCR ENABLE that lights later does not start the HVPS until the next turn-on.

From I2. The chassis takes each of these resets from FAULT_RESET, as the panel did, and the IOC follows each with the LLRF9 resets (ST-8), so the legacy sequences need no change. Until I8 operators reset with the legacy sequence, which also resets the AIM; a reset from the chassis IOC clears only the chassis and, through P10, the RF MPS. From I3 the LLRF9 trips whenever the chassis removes its enable; by Eq. (3) the enable returns once the station permits and STATUS are healthy and reset, whatever SCR ENABLE and the LLRF9 units show, so no permit waits on itself [R4], [R10]. Table 26 sets the rules that the sequences rely on.

Table 26: Reset requirements.

ID	Requirement	Basis
RS-1	Every reset reaches the RF MPS on P10 as a pulse of at least 100 ms (*proposed*), however short the request, so that the PLC-5, and from I4 the ControlLogix, sees it within a scan.	[R19]
RS-2	A reset releases a latch only while its input is healthy (LG-1), so a latch of an RF MPS line that the same reset clears in the RF MPS, such as P5, releases at a later reset. The legacy sequence gives three resets; a reset from the chassis IOC (ST-4), and from I8 from the coordinator, is repeated once about 2 s later (*proposed*), each followed by the LLRF9 resets.	[R19], [R23]
RS-3	A restart keeps this order: the fault cleared; the HVPS contactor closed, with STATUS lit; the resets of the chassis, the RF MPS, the HVPS controller and the AIM; the LLRF9 resets, Unit 2 before Unit 1, because Unit 1's input waits on Unit 2's output; then the turn-on, with SCR ENABLE lit within 0.5 s of the trigger enable. STATUS goes dark whenever the contactor opens, so a reset follows each closing. The legacy automatic reset keeps this order; from I8 the coordinator keeps it and checks SCR ENABLE before it gives the trigger enable.	[R4], [R22], [R27]
RS-4	A reset while the station runs, such as the one at the end of each turn-on, changes no output, and the LLRF9 resets that follow it leave a running unit undisturbed.	[R22], [R26]

The legacy turn-on summary does not include the chassis latches: a latch that the resets cannot clear lets the automatic reset turn the station on without high voltage, until its retry count runs out [R22], [R23].

7 Electrical, Timing and Fail-Safe Requirements

Table 27: Electrical classes.

Class	Requirement	Basis
24 V in	Isolated by an optocoupler such as the Broadcom ACSL-6xx0 family (about 50 ns), with a series resistor sized for 7–10 mA at 24 V (2.2 kΩ to 2.8 kΩ) unless a lower current is required (IC-13). On above 15 V, off below 5 V; off with up to 1 mA leakage from a PLC output; withstands 35 V and reverse polarity (*proposed* levels).	[R4], [R7], [R8]
TTL in	Isolated Schmitt-trigger input, threshold 1.2–2.0 V, withstands ±15 V (*proposed*). AIM inputs (V1 to V5): a 2 kΩ pull-up to 5 V, as on the Fast Interlock Chassis (IC-25); expansion inputs (X1, X2): about 1 kΩ to ground (IC-21).	[R4], [R14]
LLRF9 in	As IC-6.	[R20]
Fiber in, out	As IC-1 and IC-2.	[R8]
24 V out	Isolated sourcing output, at least 20 V at 20 mA, leakage at most 0.5 mA when off, short-circuit protected (*proposed*); able to drive the 1771-IBN and its ControlLogix replacement.	[R18]
LLRF9 out	As IC-5.	[R20]
TTL out	Isolated open-collector output with a 1 kΩ pull-up to 5 V, low at most 0.5 V while sinking 8 mA (*proposed*); drives the AIM's 10 kΩ inputs, and on pin 10 its 1 μF, as the Fast Interlock Chassis does (IC-25).	[R14], [R15]
Switch out	As IC-27b.	[R15]

Table 28: Isolation, timing and fail-safe requirements.

ID	Requirement	Basis
IC-39	Every electrical input and output is isolated from the chassis logic and from every other connector group, by optocoupler, digital isolator or relay; at least 1.5 kV rms (*proposed*). The returns of external signals are not tied to the chassis logic ground.	[R1], [R4]
IC-40	Propagation from a change of any fiber, LLRF9, SPEAR MPS, orbit, ARC4, Waveform Buffer or TTL input to every output it affects: at most 5 μs (*proposed*); inputs from PLC lines add the filter of IC-41.	[R1], [R4]
IC-41	Inputs from PLC lines may be filtered for up to 1 ms against contact and switching noise (*proposed*); other inputs reject pulses shorter than 0.2 μs (*proposed*).	—
IC-42	Loss of chassis power, of any internal supply or of the interlock board removes every permit: both fibers dark, the LLRF9 enable low, the External MPS line open. A dark KLYSTRON CROWBAR fiber fires the crowbar, as with the panel today.	[R1], [R10]

ID	Requirement	Basis
IC-43	A supply monitor holds every permit off until all internal supplies are in range and the logic is configured, and the latches come up set, so that a reset is needed after power-up.	[R4]
IC-44	Faults of the chassis itself, such as a failed supply or a configuration error, are latched and reported as their own first-fault entry.	—

Table 29 gives the state the chassis takes for each failure of a partner.

Table 29: Fail-safe states.

Failure	Seen by the chassis as	Result
Chassis power lost	—	All permits removed (IC-42)
LLRF9 unit unpowered	LLRF9 status low, through the chain for either unit	SCR ENABLE dark, from I6; Unit 1's drive stopped by the chain
HVPS controller off, its PLC stopped or crowbar fired	STATUS dark	The controller inhibits its own triggers; from I3 the LLRF9 enable removed, latched, and from I6 with it SCR ENABLE
RF MPS stops	Summary permit lost if its outputs turn off (O9); heartbeat lost	SCR ENABLE removed, latched, and from I3 the LLRF9 enable; a lost heartbeat alone raises a MAJOR alarm (D2)
Cable to the SPEAR MPS or orbit interlock cut	Permit lost	External MPS on the AIM at once; SCR ENABLE removed, latched, once the permits act (after I2), and from I3 the LLRF9 enable
ARC4 unpowered or cable cut	Arc permit lost	As above, once the ARC4 acts
Waveform Buffer board fault	Its permit lost	As above, once it acts
37-pin cable to the AIM unplugged	—	The AIM reads External MPS and its arc inputs float, as with the Fast Interlock Chassis unplugged today
Network or IOC lost	Nothing	No permit changes; status and waveforms unavailable

8 Waveform Buffer

The legacy IQAs digitize 24 detected RF signals at about 1 MSPS into 32-kilosample circular buffers that freeze on a fault; the two LLRF9 units take the 18 most important, and the Waveform Buffer takes the other six and the four HVPS signals of the B118 oscilloscope, which triggers on a loss of HVPS voltage: the HVPS voltage and current, the transformer current and the SCR firing signal, on its channels 1 to 4 [R25]. The voltage and current also reach B132 through the HVPS monitor board [R2]; the other two are taken in B118 (O8). On HVPS1 they are one phase current of transformer 1 and the voltage on inductor 2, which shows the firing of transformer 2 [R5]. An HVPS failure has been seen to start about 100 ms before the trip [R5]. Figure 4 shows the signal paths on the board.




Figure 4: Signal paths of the Waveform Buffer board. Each conditioned signal goes to a digitizer and a circular buffer, and to a comparator whose latched trip, with the collector-power trip, forms the Waveform Buffer permit to the interlock board (WB-7). The buffers freeze together on the first latch of any input of the interlock board, a Waveform Buffer trip or an EPICS command (WB-5).

Table 30: Waveform Buffer channels [R1], [R5], [R25].

Channel	Signal	Conditioning	Comparator	Note
RF 1	Waveguide load 1 forward power	Detector	High	Its LLRF9 input takes the klystron drive [R1]
RF 2	Circulator-load reflected power	Detector	High	
RF 3	Station reference power	Detector	Low	A loss of the reference trips
RF 4	Waveguide load 1 reflected power	Detector	High	
RF 5	Waveguide load 2 reflected power	Detector	High	
RF 6	Waveguide load 3 reflected power	Detector	High	
RF 7	Klystron forward power	Detector	—	For the collector power (WB-8)
RF 8	Spare	Detector	High	
HV 1	HVPS voltage	From IC-34	Overvoltage	10 kV/V
HV 2	HVPS current	From IC-34	Overcurrent	5 A/V
HV 3	Transformer current	Divider	—	New cable from B118 [O8]

Channel	Signal	Conditioning	Comparator	Note
HV 4	SCR firing signal	Divider	—	New cable from B118

Table 31: Waveform Buffer requirements.

ID	Requirement	Basis
WB-1	Eight RF inputs on SMA connectors, each with a log detector such as the Mini-Circuits ZX47-40LN+ (10–8 000 MHz, about 60 dB range, 0.5–2.1 V into 1 kΩ, 400 ns rise time) after attenuators chosen from the measured operating power of each signal.	[R5], [R6]
WB-2	Each detector output is amplified to the digitizer range (a gain of about five) with a bandwidth of at least 1 MHz.	[R6], [R7]
WB-3	Four HVPS inputs: the voltage and current from the interlock board's buffers (IC-34), and the transformer current and the SCR firing signal from B118, through dividers sized to their measured amplitude.	[R3], [R5], [R25]
WB-4	Digitizers of at least 12 bits. RF channels at 1 MSPS into circular buffers of at least 32 kilosamples (32 ms), and preferably 256 kilosamples (about 260 ms, *proposed*), so that a freeze over EPICS (ST-9), which comes tens of milliseconds after the trip, still holds it; HVPS channels with at least 100 ms of buffer, at 1 MSPS with 128 kilosamples or at 250 kilosamples per second with 32 kilosamples. Channels are sampled within 1 μs of each other.	[R5]
WB-5	All buffers freeze together, from I2, on the first fault latch of any input of the interlock board, acting or monitor-only (LG-1, LG-5), on a Waveform Buffer comparator trip and on an EPICS command, among them the one that the IOC sends on a legacy RF fault (ST-9); there is no external trigger (D11). The time of the freeze is recorded, and at least 75 % of each buffer lies before it. Frozen data are kept until the IOC has saved them; the buffers are then re-armed (ST-3).	[R1], [R5]
WB-6	A latched comparator per channel as in Table 30: high threshold on the RF channels, low threshold on the reference, overvoltage and overcurrent on the HVPS voltage and current. Thresholds are set by potentiometers or remotely and read back; each comparator state is reported.	[R1], [R5]
WB-7	The Waveform Buffer permit to the interlock board is the product of all comparators whose mask is set and of the collector-power trip; it is reset with the chassis latches and can be reset from EPICS.	[R1], [R5]
WB-8	Collector power $P_C = VI - P_F$ from the HVPS voltage and current and the klystron forward power of channel 7, calibrated; a trip when P_C exceeds a limit for longer than a delay, both settable, initially 1 200 kW and 0.7 s as in the PLC-5 program (*proposed*). The computation runs in the board's hardware or programmable logic, not in the IOC. P_C is reported once a second.	[R1], [R5], [R19]
WB-9	The collector-power trip and the comparators act only after a run in which they are logged and P_C is compared with the PLC-5's value (Doc M I2-T4).	[R3]
WB-10	Averages of every channel over about one second are reported for the archiver.	[R5]
WB-11	A calibration from detector volts to power is stored for each RF channel, and the scale of each HVPS channel, both applied in the IOC.	[R6]

ID	Requirement	Basis
WB-12	The board as completed in April 2026 is checked against WB-1 to WB-11 at the bench test; any requirement it does not meet is recorded as a deviation.	[R1]

9 Status Reporting and EPICS

9.1 Chassis IOC

Table 32: EPICS requirements.

ID	Requirement	Basis
ST-1	One IOC for both boards, with names that cannot collide with legacy names, such as `SRF1:ICWFBUF:` for the Waveform Buffer.	[R1], [R3]
ST-2	Reported for every input: raw state, latch, act mask; for every output: state; the two first-fault registers with the time of the first fault to 1 ms; the ARC4 identity; the measured heartbeat period; each reset with its source and time.	[R1], [R4]
ST-3	Waveform Buffer: waveforms with their freeze time, comparator states and thresholds, one-second averages, collector power. Each freeze is saved to a file with both first-fault records, and the buffers are then re-armed.	[R1], [R5]
ST-4	Commands: reset; freeze; re-arm; Waveform Buffer thresholds where set remotely; ARC4 test; from I8 the commands of J15 (§9.2). No command can set an act mask or create a permit.	[R3], [R4]
ST-5	Every state is in EPICS from I2; the chassis reports its states through no other path (D10).	[R3]
ST-6	The alarm handler and the archiver take every input, output, latch and the first fault.	[R3]
ST-7	From I2 the ARC4 permit and the fired detector are published as one record per detector, latched until reset, for the screens, the alarm handler and the legacy software, which read them in place of the AIM's arc records; the AIM's records have read clear since the arc fibers moved to the ARC4 at I1 (IC-27c; Doc M I2-S2).	[R3], [R23]
ST-8	From I2, after each chassis reset, whatever its source (FAULT_RESET on J15 until I8, an EPICS command, the coordinator), the IOC resets the LLRF9 interlocks through the vendor reset record of each unit (`$(SYS):ILOCK:RESET`), Unit 2 first and Unit 1 about 0.5 s later (*proposed*), so that the LLRF9 recovers with the station and the legacy EPICS does not change (D8). Each reset pulse, such as each of the three of the legacy reset sequence, repeats the LLRF9 resets.	[R23], [R26]
ST-9	From I2 the IOC freezes the Waveform Buffer when the legacy station latches an RF fault that the chassis does not see, such as an IQA, RFP or AIM trip inside the VXI crate: it reads `SRF1:STN:VXI:LTCH` over Channel Access, with no change to the legacy EPICS, and the delay from the trip to the freeze is measured (Doc M I2-T2). The legacy fault files cover these trips until I8; from I6 the LLRF9 trips reach the chassis on L2.	[R23]

9.2 Command Path at I8

When the AIM is retired at I8 the coordinator sends the commands through the chassis IOC instead of J15: the HVPS-on request enters the logic as c_{HV}; the station-online request enters it as c_{ON} and, with the filament request, timeout bypass and reset, reaches its X530 line [R3]. Each command is read back; the commands hold their state if the IOC stops and are off after power-up.

10 Chassis, Power and Mechanics

Table 33: Chassis requirements.

ID	Requirement	Basis
CH-6	Rear panel: the J15 connector and the 37-pin connector for the AIM's J4; the J2 and J3 connectors; three ST fiber ports; six LEMO connectors for the LLRF9; connectors for the SPEAR MPS and orbit permits, the ARC4 and the expansion ports; the RF input and level output of the klystron forward-power detector, for the cables now on J32 and J31; the eight RF inputs and four HVPS inputs of the Waveform Buffer; Ethernet; power.	This document
CH-7	Front panel: the indicators of IC-37; no key switches and no reset button.	IC-36 to IC-38
CH-8	Every connector labeled with its ID and signal names; a drawing of the as-built chassis and cabling.	[R3]
CH-9	Mains power 120 V AC with internal isolated supplies (*proposed*); the supply monitor of IC-43.	—
CH-10	Cooling for continuous operation in the B132 racks.	—

11 Verification

Table 34: Verification of the requirements.

Requirements	Test	When (Doc M)
Logic, LG-1 to LG-10	Every input combination of Eqs. (2) to (6) with latching and reset, by simulators of the AIM, PLC-5, LLRF9 and HVPS sides; the first-fault order for faults 100 ns apart; every mask	Bench, I2-T1
IC-1 to IC-38	Every line at its level and sense; optical power; loading of the LLRF9 outputs; the analog gains and the detector curve against the legacy detector	Bench, I2-T1
IC-39 to IC-44	Isolation; propagation time; power loss and input loss driving every output to its safe state; power-up with latches set	Bench, I2-T1

Requirements	Test	When (Doc M)
Transition interfaces	Every AIM command through to its PLC-5 line; the AB summary and the heartbeat to the AIM; the External MPS line and the arc terminations at its J4; the coil, waveguide-pressure and collector summaries into the logic; the station online and offline from EPICS through to the PLC-5's online bit and SCR ENABLE, with P11 held on and P12 open; HVPS scaling at the PLC-5 inputs; the detector level at the PLC-5 input	In place, I2-T2
Equivalence	The responses to an HVPS trip, arcs in the HVPS controller, a collector or waveguide-pressure summary and a coil fault, against the baseline of the panel; an RF MPS trip, which now also removes SCR ENABLE, and a stopped heartbeat, which only alarms (D2)	With high voltage, I2-T3; baseline I0-T1
LLRF9 enable, IC-5	Held on at I2, with the LLRF9 interlocks read; at I3, removed by each acting permit and by a dark STATUS, and restored by a chassis reset, which the IOC follows with the LLRF9 resets (ST-8), with the tuner loops watched through the trip	In place, I2-T2; I3-T6
ST-8, ST-9	Each chassis reset followed by the LLRF9 resets, Unit 2 then Unit 1; a legacy RF fault freezing the Waveform Buffer, with the delay from the trip measured	In place, I2-T2
RS-1 to RS-4	The reset sequence clearing every latch, P5 at its second reset; the P10 pulse at the PLC-5; the IOC's repeated reset; an LLRF9 reset with no trip latched; an operator turn-off with STATUS lit and no latch set; the automatic reset back to ON_CW after an RF MPS trip and after a coil fault	In place, I2-T2; with high voltage, I2-T3
Machine permits, IC-13, IC-14, IC-27b	Each permit removed in turn: Slot 5's RF cut and `STN:VXI:LTCH` as before, External MPS on the AIM, the permit named in the first-fault record; once the masks are set, SCR ENABLE removed, and from I3 the LLRF9 enable	In place, I2-T2; after I2-T4
WB-1 to WB-12	Channel calibration; buffers and freeze; comparators; collector power against the PLC-5's	Bench and run period, I2-T1, I2-T4
LLRF9 and external permits	Every path of the protection table of Doc M with the LLRF9 driving	I6-T1, I6-T2
HVPS STATUS, IC-4	The new controller's processor stopped: STATUS goes dark	Test Stand 18, I7b-T1

A failure-mode analysis of the logic and the outputs is completed before I2, as rule 2 of Doc M requires for any element that generates a permit [R3].

12 Decisions

Table 35: Decisions.

ID	Decision	Proposal	Needed by
D1	LLRF9 interlock topology	Decided (Doc 0): daisy chain, chassis to Unit 2, Unit 2 to Unit 1, Unit 1 back to the chassis (§4.2)	Decided
D2	RF MPS summary permit and heartbeat	Decided (13 November 2026): the summary permit (P5) acts from I2: every RF MPS trip already trips the station through the AIM, and the chassis now also removes the high voltage at once. Today the AIM cuts the RF within about 15 ms, but on the documented paths the high voltage stays on through the state machine's ramp-down, about 6 s, unless the PLC-5's collector protection acts after 0.7 s (§6); meanwhile the collector takes the full beam power, even on a klystron cooling fault. A dark SCR ENABLE is the controller's designed soft stop, with no crowbar and no contactor opened under load, as the panel applies today on a collector or waveguide-pressure summary; the restart still needs a reset and the HVPS-on request. The heartbeat (P6) never acts: a lost heartbeat is latched and raised as a MAJOR alarm, as the AIM does today, and a stopped RF MPS removes the summary permit if its outputs turn off (O9). Neither needs a change to the legacy EPICS (IC-9, IC-10)	Decided
D3	Crowbar group	The coil summaries only, as the panel; arcs at the klystron window and the circulator can be added by jumper if the ARC4 gives their identity in hardware. Whether a coil fault with the high voltage off also fires the crowbar follows the baseline of the panel (I0-T1)	Production review
D4	Beam abort	Decided (10 and 12 November 2026): no beam-abort output, and the VXI beam abort on J15 pin 15 not connected (IC-19, IC-20, §4.6)	Decided
D5	LLRF9 status in the permit path	Direct, with a record latch, so that a restart needs one chassis reset (§5.3)	Logic design
D6	Operator controls	Decided (10 November 2026): no key switches and no reset button; the station is set online or offline, and reset, from EPICS, with no change to the legacy software (IC-36, IC-38). Procedures that use the panel's keys change	Decided
D7	SPEAR MPS and orbit permits, I2 to I8	Decided (11 November 2026): VXI Slot 5 stays until I8 for the RF cut and the legacy software trip; the chassis takes both permits in parallel from I2 and drives the AIM's External MPS line in place of Slot 5's J3 (§4.4 and §4.9)	Decided
D8	LLRF9 enable from I2	Decided (12 November 2026): held on from I2, and by Eq. (3) from I3. Decided 13 November 2026: from I2 the chassis IOC resets the LLRF9 after each chassis reset (ST-8), so that the station recovers without an operator and with no change to the legacy EPICS (§4.2)	Decided

ID	Decision	Proposal	Needed by
D9	Heartbeats	Decided (12 November 2026): none from the HVPS controller, whose STATUS goes dark when its PLC stops (IC-4), and none from the chassis, which has no processor in its permit path (CH-2) and removes every permit on a loss of power (IC-42)	Decided
D10	RF MPS reset and status lines	Decided (12 November 2026): none. J. Sebek's specification asks for them because it gives the chassis no processor [R4]; the chassis IOC reports every state, and every reset reaches the RF MPS from the chassis on P10, as from the panel today (IC-11, IC-12)	Decided
D11	Waveform Buffer trigger	Decided (12 November 2026): no external trigger; the buffers freeze on the first latch of any input, acting or not, on a comparator trip and on an EPICS command (WB-5)	Decided
D12	When the LLRF9 status acts	Decided (13 November 2026): read and recorded from I2, acting from I6, when the LLRF9 drives (L2, Table 3). Before I6 it would cost more than it protects: the LLRF9 trip settings are proven only when the LLRF9 takes over the drive, and an LLRF9 reboot or failure would turn off the high voltage while the RFP drives. The record kept from I2 is an entry criterion of I6 (Doc M)	Decided
D13	LLRF9 spare (HVPS-interlock) outputs	Decided (13 November 2026): not connected. The output trips only on the unit's slow-ADC window comparators, and those events also trip the unit itself, so they reach the chassis as the LLRF9 status (L2) through the chain; the Waveform Buffer's comparators watch the HVPS voltage and current (WB-6), and the cause is read from the LLRF9 interlock records (IC-8) [R20]	Decided

A Source Index

Ref	Source	Location
[R1]	Doc 0, SPEAR3 LLRF Upgrade System Design Report, R4	`Designs/tex/doc0-system-design/`
[R2]	Doc L, Legacy System Architecture, R1 (HVPS monitor board SD-730-793-12)	`Designs/tex/docL-legacy-architecture/`
[R3]	Doc M, Subsystem Integration and Migration Plan, R0	`Designs/tex/docM-integration-migration/`
[R4]	J. Sebek, LLRF Interface Chassis specification	`llrf/architecture/llrfInterfaceChassis.docx`
[R5]	J. Sebek, waveform buffers for the LLRF upgrade	`llrf/architecture/WaveformBuffersforLLRFUpgrade.docx`
[R6]	J. Sebek, RF power detector chassis	`llrf/architecture/rfPowerDetector.docx`
[R7]	Analog design components (amplifiers, optocouplers, converters)	`llrf/architecture/analogDesignComponents.docx`

Ref	Source	Location
[R8]	J. Sebek, interfaces between the RF system controllers	`hvps/architecture/designNotes/interfacesBetweenRFSystemControllers.docx`
[R9]	J. Sebek, RF system MPS requirements	`hvps/architecture/designNotes/RFSystemMPSRequirements.docx`
[R10]	J. Sebek, fiber-optic connections between the RF system controllers (HVPS controller side)	`hvps/architecture/designNotes/controllerFiberOpticConnections.docx`
[R11]	J. Sebek, fiber-optic connections between the LLRF system and the HVPS controller, Rev 3	`llrf/documentation/fiberOpticCableSignalControlRev3.docx`
[R12]	J. Sebek, LLRF documentation notes, R2 (fibers, panel, Fast Interlock Chassis, J15)	`llrf/documentation/LLRFDocumentationNotesR2.docx`
[R13]	RF Local Display Panel drawings, schematic SD-340-311-01	`llrf/documentation/localPanel/`
[R14]	Fast Interlock Chassis schematics SD-340-308-01 and -02	`llrf/documentation/legacyInterfaceModules/`
[R15]	AIM schematic SD-340-309-01	`llrf/documentation/legacyInterfaceModules/sd3403090102.pdf`
[R16]	Wiring diagram WD-340-330-02 (panel cross-connects)	`llrf/documentation/mpsWiringDiagrams/wd3403300200.pdf`
[R17]	Wiring diagram WD-340-330-29 (panel fibers)	`llrf/documentation/mpsWiringDiagrams/wd3403302900.pdf`
[R18]	Wiring diagrams WD-340-330-21, -22, -23 and -25 (PLC-5 analog inputs 1 and 2, 1771-IBN digital input, 1771-OBN digital output)	`llrf/documentation/mpsWiringDiagrams/`
[R19]	RF MPS PLC-5 program, decoded listings	`llrf/allenBradley/`
[R20]	Dimtel, LLRF9 manual (SPEAR3), interlock and digital I/O	`llrf/llrf9/llrf9_manual_s3_screen.pdf`
[R21]	RF Local Display Panel to cross-connect mapping	`llrf/documentation/LocalPanelToXConnectMapping.xlsx`
[R22]	Legacy state machine and message logger (`rf_states.st`,v, `rf_msgs.st`,v)	`spear-rf-code-legacy/rfApp/src/seq/`
[R23]	Legacy station records: summaries, reset sequence, AIM, HVPS and arc channels (`rf_sumy_stn.db`,v, `rf_sumy_hvps.db`,v, `rf_stn.db`,v, `rf_hvps.db`,v, `rf_digital_All.substitutions`,v, `aim.db`,v, `rf_stn_All.substitutions`,v, `rf_stn_4CVAll.substitutions`,v, `rf_interlock_arc.db`,v)	`spear-rf-code-legacy/rfApp/Db/`
[R24]	PEP-II RF station block diagram BD-340-330-00	`llrf/documentation/legacyArchitecture/bd3403300000.pdf`
[R25]	B118 HVPS oscilloscope: channel assignments; buffering of the HVPS voltage and current	`Instruments/setup.md`
[R26]	Dimtel, LLRF9 EPICS software of 29 April 2026: interlock reset record (`interlock_summary.db`) and station state machine	`llrf/llrf9/llrf9_2026/llrf_epics_20260429.tar.xz`

Ref	Source	Location
[R27]	HVPS controller SLC-500 program, printout of 23 June 2021: contactor, fault/enable output, SCR ON latch and reset rungs	`hvps/documentation/plc/CasselPLCCode.pdf`

B Abbreviations

Abbreviation	Meaning
AB	Allen-Bradley
AIM	Arc Interlock Module (VXI slot 12)
ARC4	AFT microwave arc-detection system
EPICS	Experimental Physics and Industrial Control System
Fast IC	Fast Interlock Chassis 340-308
GAL	Generic array logic, a programmable logic device
HVPS	High-voltage power supply
IOC	EPICS Input/Output Controller
IQA	In-phase, quadrature and amplitude detector module
LLRF	Low-level RF
MPS	Machine protection system
MSPS	Mega-samples per second
PPS	Personnel protection system
RFP	RF Processor module
TTL	Transistor-transistor logic levels
VXI	VME eXtensions for Instrumentation