




B	A	F ₃	F ₂	F ₁	F ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

```

1 module MUX4x1_Behav
2 (
3     input wire A,
4     input wire B,
5     input wire C,
6     input wire D,
7     input wire [1:0] s,
8
9     output reg F
10 );
11
12 // Behav
13 always@(*)
14 begin
15     case(s)
16         2'b00: F = A;
17         2'b01: F = B;
18         2'b10: F = 1'b1;
19         2'b11: F = 1'b0;
20     default: F = A;
21     endcase
22 end
23

```

/decoder 2x4_tb/A	1											
/decoder 2x4_tb/B	1											
/decoder 2x4_tb/En	0											
/decoder 2x4_tb/F	0000	0000	0001	0010	0100	1000	0000					