





D_1	D_0	S	Y
x	0	0	0
x	1	0	1
0	x	1	0
1	x	1	1





```

module mux2(
    input D0, D1, s,
    output Y

    assign Y= (D0 & (~s)) | (D1 & s);

endmodule

```



```

//Structural
module mux4_struct(
    input i0, i1, i2, i3, s0, s1,
    output out
);

    wire out1, out2;

    mux2 block1(i0, i1, s0, out1);
    mux2 block2(i2, i3, s0, out2);
    mux2 block3(out1, out2, s1, out);

endmodule

```