





GY-87 cable, 30-60 cm: J1 VCC to VCC_IN, GND to GND, SCL to SCL, SDA to SDA, INT to INTA.

Tie the GY-87's FSYNC pin to its GND at the module end. Twist SCL with GND, SDA with VCC.

J2: logic analyzer CH0-CH7 then GND. Never clip an analyzer channel to VM or a motor coil.

Sheet: /
File: joint_bench.kicad_sch

Title: Joint0 bench — stage A

Size: A4	Date:	**Rev: A**
KiCad E.D.A. 10.0.6		Id: 1/1