## **Homework 3 Writters**

The pdf you submit must look exactly like this with the answers and all supporting works shown on the the page with the question.

Last Name	First Name	Student ID
Ahmed	taneeha	999307263
		ų;
Partner Last Name	Partner First Name	Partner Student ID
· 		

1. (5 points) Create a JK Flip-Flop using only a T Flip-Flop and basic logic gates.


J	k	Q`
0	0	Q
0	1	0
١	0	1 1
1	1	Q

†	121
0	Q.
- 1	Q
0	1 a
1	Q

J	K	Q	T .
0	0	Ö	0
0	0 6	1	0
b	1	O	0
0	1	1	1
1	0	Ù	i
1.	0	1	1
1	1	l	Ö
	1	0	1
1.	1	1	i


Q k	00	01	1 4	10
0	0	O	(	
1	0 (		1	0


• :: :





2. (5 points) Create an SR Flip-Flop using only a D Flip-Flop and basic logic gates.

SP (1K S R) Q Q 0 x x Q Q 1 0 0 Q Q 1 0 1 0 1 1 1 0 1 0 1 1 1 E











3. (5 points) Implement the simplest circuit possible using JK Flip-Flops based on the following transition table. SOJ SOJ 810 111 00 1/0 . 0/1,1/1 ( S11, S00 ) \$1J ( Su) ·S1 BA (5,0 ( 602) S1K 0 • next state SOJ 0 51,5 S0K nextState 51,5150 00 01 11 output S20 S10 J 2/2/00 01 11

4. (5 points) Derive the **minimal** state table for a single input, single output **Moore** model FSM that outputs 1 whenever it detects either 110 or 101 in the input sequence. Overlapping sequences should be detected. For example if the input is 1101 then the output would be 00011 (Don't forget that the output of a Moore is delayed 1 clock cycle behind the input.



1		nextstate	output
currentstate	inpai	Si	0
Si	0 1	5,	υ
Si	0	510	0
51	Ĭ	Sil	0
S, S,0	0	Si	0
210	\	5101	0
510	0	5110	0
SII	1	511	0
Sii Sioi	0	516	t
8101	١,	SII	ŧ
5110	0	si	1
Siro	1	15101	ı

## 5. (5 points) Repeat number 4 but for a Mealy model FSM.



a man stale	input	next state	output
current otake	0	So	0
Si	,	5,	0
Si	1	Sio	0
٥,	ь		
Sı		Sii	0
	0	Si	1 0
Sio	\ \	Si	\ \
210	10	Sie	1
Sii		Sil	1 0
Sir	) 1	1 3.1	

6. (5 points) Given the propagation delays contained in the table below and that the setup time for a D Flip-Flop is 3ns determine the length of the worst case path and the maximum clock

frequency for the following circuit.

Gate	Propagation Delay
AND	5ns
OR	3ns
NOT	2ns
XNOR	6ns
D Flip-Flop	4ns

