
TGC-Charge Monitoring System **Status January 2025**











Team Change

We are training the new engineer to help us with the development of the firmware we miss. Current team is:

- Sergey Kuleshov (UNAB), procurement preparation
- Orlando Soto (ULS), firmware/hardware tests
- Felipe Ollivares (SAPHIR), procurement preparation
- Mauro Bonilla (SAPHIR), firmware / hardware development. New electronic engineer that is being trained
- Fabian Trigo (PhD Student), software (PS) and firmware (PL) development









TGC-Charge Monitoring system tests

 We identified a phase shift of clocks coming from the ADCs passing through de CPLD. We are using ISERDESE units of the zynq to synchronize the frame and bit clocks A manual shift will be applied in order to complete the hardware tests, then a routine to estimate the shift automatically will be developed


















Workaround the bitslip problem


data stream analysis





ATLAS EXPERIMENT

DRS4 Transparent mode test









Firmware and software status





EMCI / EMP / DCS integration

- Pruebas protocolo CLPS (protocolo)
- Cambio diseño carrier board EMCI
- Instalacion de software para integracion con DCS (WIN-OC) en servidor local (ULS)
- planes de desarrollo de firmware





Procurement preparation





QA and QC preliminary plans








Preparation for QC/QA tests

• We identified a possible problem with the samtec connector during the QC/QA tests. A safe board to address the possible problem of plug/unplug 100 boards is being designed







ATLAS EXPERIMENT

Procurement preparation

We have a successfully meeting with head of ANID (Chilean agency), they agree to purchase 700 DRS4 chips. we have the quote from radec, and felipe Olivares is preparing the paperwork for the purchasing

