Scanned Datasheet

Notice: You cannot copy or search the text in this PDF file, because this PDF file is converted from a scanned image of printed materials.

Resources

Datasheet Archive - Datasheet & Application Note Search Engine SupplyFrame - Datasheet & Application Note Search Engine



HIGH-SPEED CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER WITH MULTI I/O & A/D CONVERTER

MB88550H SERIFS

HIGH-SPEED CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER WITH MULTI I/O AND A/D CONVERTER

The Fujitsu MB88550H series CMOS single-chip 4-bit microcomputer family is a high-speed version of the MB88550 series. Its architechture and instruction set are the same as the MB88550 series, but its minimum instruction execution time is reduced to 1.5 μs min. using an 8 MHz crystal or external clock with a prescaler (at 4 MHz without a prescaler).


The MB88550H series consists of MB88551H and MB88552H. Differences between MB88551H and MB88552H is only ROM size. MB88551H contains a 8K x 8-bit and MB88552H contain 6K x 8-bit program memory (mask ROM). Both devices contains a 256 x 4-bit data memory (static RAM), 68 I/O lines (including a serial I/O port with a 4-bit buffer), an 8-bit timer/counter, a 5-bit resolution programmable successive approximation type A/D converter with 4 multiplex analog input, a 9-bit programmable pulse generator, and a clock generator. Its instruction set is the same as the MB88550 series, and the instruction execution time is 1.5 µs min. at a 8 MHz crystal with a prescaler. The device is fabricated by silicon-gate CMOS process, and packaged in an 80-pin plastic flat package (suffix -PF). It operate with +5V power supply over the temperature range of -30°C to +70°C.

CMOS technology allows the device to operate with low power dissipation (8 mA typ. at fc=2 MHz), and further the standby function (if implemented) enables data retention with lower current (20 μA max. at $V_{\rm CC}=6.0V)$.

For user's development of the MB88550H series based system, Fujitsu provides the MB88400/500 cross-assembler and host-emulator which run on the CP/M-86 or PC-DOS machines (cross-assembler also run on the Intellec series III MDS), the MB2115 series evaluation board system, and the MB88558H piggyback EPROM evaluation devices which have 8K x 8-bit EPROM (MBM27C64). These development tools enables users to minimize their development time and cost.


TM317-B872: February 1987

MB88551H-PF/MB88552H-PF



80-PIN PLASTIC FLAT PACKAGE (DIP-80P-M01)

MB88558H-CF



80-PIN CERAMIC MODULE (MQP-80C-P01)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FEATURES

- CMOS Single Chip 4-bit Microcomputer
- Program Memory:
 - o MB88551H: 8K x 8-bit mask ROM o MB88552H: 6K x 8-bit mask ROM
- Data Memory: 256 x 4-bit static RAM
- Three Selectable Output Port (E-, R-Ports) Circuits, Every 4-bit Port with Mask Option:
 - o Standard open-drain
 - o Standard pull-up
 - o High-current open-drain
- 68 I/O Lines:
 - o R-Port: Four 4-bit parallel or 16 individual input/output
 - o E-Port: Thirteen 4-bit parallel I/O or 52 individual output. Following E-Ports have another functions:

E24-E29: Serial I/O, interrupt input, timer/counter input, timing output,

standby release input

E30-E31: Pulse generator I/O

E32-E35: Analog inputs

- Selectable LED Direct Drivable E-, R-Port (High-current open-drain output: 10mA) with Mask Option
- 8-bit Programmable Timer/Counter with Auto-loading Function/two Clock Modes:
 - o Internal (Timer)
 - o External (Counter)
- Software Selectable 4-/8-bit Serial Buffer with 3 Software Shift Clock Modes:
 - o Internal clock
 - o External clock
 - o Software clock
- 5-bit Programmable Successive Approximation Type A/D Converter with 4-multiplex Analog Inputs and Sample-hold Circuit
- · On-chip 9-bit Programmable Pulse Generator
- On-chip Clock Generator with 2 Mask Options:
 - o External crystal/ceramic resonator or external clock drive
 - o External RC-network or external clock drive
- Selectable 1/2 Clock Prescaler for Expanding Clock Range with Mask Option
- · Single Level Four Prior Source Maskable Interrupt:
 - o External
 - o Clock
 - o Timer/counter overflow
 - o Serial buffer full/empty
- · 8-nesting Levels for Subroutine Call


2-570




FEATURES (Continued)

- Instruction Set : Same the MB88550 series
 - o Number of instructions : 82
 - o Instruction length/cycle: 1, 2, or 3 byte(s)/1, 2, or 3 cycle
 - o Execution time : 1.5 µs min. at 8 MHz clock with prescaler
- On-chip Power-on Reset Circuit
- · Low Power Standby Function: Software initiation and hardware release
- Two Selectable Selectable Output Port Level During Reset with Mask Option:
- o High level
- o Low level
- Two Selectable Output State During Standby with Mask Option:
 - o Hold
 - o High impedance
- Two Software Selectable Oscillation States During Standby:
 - o Idle
 - o Stop
- · Standby off Reset with Mask Option
- · Watch-dog Timer Function
- · Low Power Dissipation with Mask Option:
 - o 8 mA at fc=2 MHz typ. (Active mode)
- o 10 μA at fc=0 MHz max. (Standby mode)
- +5V Power Supply (VCC):
 - o 4.5V to 5.5V (Active mode)
 - o 3.5V to 6.0V (Standby mode)
- Analog Power Supply (AVCC): 4.5V to 5.5V
- Wide Operation Temperature Range: T_A= -30 °C to +70 °C
- · Silicon Gate CMOS Technology
- Package Type: 80-pin Plastic Flat Package
- · Powerful development support:
 - o CP/M-86, PC-DOS, or Intellec series III MDS cross assemblers (SM07415-A012/SMXXXXX-XXXX/SM05215-A010)
 - CP/M-86 or PC-DOS host-emulator software for monitoring evaluation board and symbolic debugging (SM07415-G022/SMXXXX-XXXX)
 - o MB2115 evaluation board (MB2115-01, -02, -04, and -36A) for software debugging
 - o MB88558H CMOS piggyback EPROM evaluation
















PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB88550H Series.

Table 1: PIN DESCRIPTION

Symbol	Pin No.	Туре	Name & Function
• Power S		Type	Name & Function
V _{CC}	34	_	+5V DC power supply pin.
*66	54		.5v bo power suppry prin.
V _{SS}	71	1	Ground pin.
• Clock			
EX	59	I	Oscillator Input: Input to the inverting amplifier that forms the on-chip oscillator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation methods can be selected using mask option. When an external oscillator is used, the EX pin receives the external oscillator signal.
			This pin is a non-hysteresis input when the crystal/ ceramic oscillator is selected, and a hysteresis input when the RC-network oscillation is selected.
х	60	0	Oscillator Output: Output of the inverting amplifier that forms the on-chip oscillator, and input to the internal clock generator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation methods can be selected using mask option. When an external oscillator is used, the X pin should be left open.
X	62	0	Clock Output: If selected oscillation output by mask- option, this pin output clock.
• Device	Control		
RESET	61	1/0	Reset: This pin function as an external reset input or power-on reset output. External reset input: A reset input to the internal reset circuit. A low level on the RESET pin forcedely stops the MCU's operation, and initializes its internal state. After the RESET pin returns high, the MCU restarts execution of program from address #0. The RESET
			pulse must be low for at least two instruction cycles while the oscillator is stably running after power-on. This pin is a hysteresis input with an internal pull-up resistor. An external capacitor from the RESET pin to the VSS pin (and the internal pull-up resistor), whose time constant should be greator than the reset time required (12 clock periods) composes the external reset circuit.

Table 1: PIN DESCRIPTION (Continued)

		Type	Name & Function
• Device	Control (L	nued)
RESET	61	1/0	Power on reset output: A reset output from the on-chip reset control circuit. Normally this output is high during the active operation except the reset mode. The rising of the VCC voltage after power on outputs a low level on the RESET pin, and then automatically returns high after it has passed 2 ¹⁸ clock periodes since the oscillator starts by power on. This pin is a hysteresis input with an internal pull-up resistor.
START	68	I	Start: A standby release input to the internal standby control and status registers that control and monitor the on-chip standby control circuit. A high level on the START pin during the stanbdy mode sets te standby release flag (STF) in the stanbdy status register, resets the standby enable flag (STBE) in the standby control registor, and triggers the standby release sequence to return the MCU to the active mode. Before the START pulse is applied, the VCC voltage must return to the active operation range (4.5V to 5.5V) when the battery backup is used. Also, the START pin must be low before the standby mode is initiated. The START pin state (logical level) is reflected in the standby release input (START) flag (STIF) in the standby status register, regardless of during the standby mode or active mode, and besides even when the standby function is not implemented using mask option. Therefore, the START pin state can be sensed by reading the standby status register using IN instruction (with Y=8). This pin is a hysteresis input with an internal pulldown resistor. If selected the E-Port by mask option, this pin is E29 pin.
• C-Port		1	
ĪRQ	66	I	Interrupt Request: A maskable external interrupt input to the on-chip interrupt control circuit. The falling edge of the IRQ pulse sets the external interrupt request flag (IRF) in the interrupt flag register regardless of enabling or disabling the external interrupt. If the external interrupt is enabled in advance by EN instruction, the interrupt sequence starts at once. Otherwise, the IRF flag is internally held as an interrupt source. Also, the IRQ pin state (logical level), which is reflected in the external interrupt input flag (IF) regardless of enabling or disabling the external interrupt, is testable using TSTI instruction. (When IRQ = L, IF = 1; otherwise IF = 0.) This pin is a hysteresis input with an internal pull-up resistor, and common to E27 pin.

2-576



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function	
• C-Port	(Continue			
TC	10	1	Timer/Counter: An external count clock input to the chip 8-bit timer/counter. The falling edge of the TO pulse increments the timer/counter by one bit, when external count clock (counter) mode is enabled by EN instruction programming the timer/counter prescaler select register using OUT instruction (with Y = B). Also, the TC pin state (logical level), which is reflected in the timer/counter input flag (TCF) in a timer/counter prescaler select register regardless of enabling or disabling the external count clock (counter) mode, is testable by reading the prescaler select register using IN instruction (with Y = B). (When TC I, TCF = 1; otherwise TCF = 0.) This pin is inactive as a count clock input when the external count clock mode is not selected or the timer/counter is disable by DIS instruction or reset. This pin is a hysteresis input with an internal pull resistor.	
SC/TO	65	I/0 I	Shift Clock/Timing Output: One of the shift clock input (SC), shift clock output (SC), or synchronous timing output (TO) is enabled using EN instruction. SC: 1) Shift clock input to the on-chip serial port: When the external shift clock mode is enabled for the serial port, the falling edge of the external SC clock shifts the contents of the internal serial buffer one bit right (from MSB to LSB). This input is inactive when the external clock mode is not selcted or the serial port disabled by DIS instruction or reset. This pin is a hysteresis input. 2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock shifts the contents of the serial buffer one bit right. In this mode, the internal timing signal selected is output onto the SC pin for synchronization. TO: Synchronous timing output: When the timing output is enabled, the internal timing signal (which is	
			generated by the on-chip state counter outputs, $\emptyset1$ and $\emptyset2$) is output onto the $\overline{10}$ pin. By DIS instruction or reset, the $\overline{10}$ pin is disabled and stops issuing the timing output. This $\overline{SC}/\overline{10}$ pin is common to E26 pin.	



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function	
• C-Port	(Continue 64	d) I	Serial Data Input: Data input to the on-chip serial port. The rising edge of the external (SC) or internal shift clock shifts the data bit on the SI pin into the MSB of the serial buffer register when the serial port is enabled by EN instruction. Also, the SI pin state (logical level) is reflected in the serial data input flag (SIF) in the serial port prescaler select register regardless of enabling or disabling the serial port. Therefore, the SI pin can be sensed by reading the prescaler register using IN instrution (with Y = A). This pin is a non-hysteresis input with an internal pull-up resistor and common to E25 pin.	
SO	63	0	Serial Data Output: Data output with latch of the on- chip serial port. The falling edge of the external (S or internal shift clock shifts the LSB data of the serial buffer register to the serial port output late regardless of enabling or disabling to serial port. T content of the output latch directly appeares on the pin. This pin is a CMOS pull up output, and is set hi by reset. This pin is common to E24 pin.	
PGI	69	Ï	Programmable Pulse Generation Start Input: Programmable pulse generation started by TADT instruction, 9-bit pulse generation timer counted by rising or falling of PGI pin.	
PGO	70	0	Programmable Pulse Generator Output: When 9-bit pulse generation timer is overflow, first PGO pin output is fall. And secondly overflow, PGO pin output is rise.	
• I/O Por	ts			
R3 -R0, R7 -R4, R11-R8, R15-R12	76-74,72 80-77, 4-1, 8-5,	1/0	input (non-latched)/output (latched) port, or 16 individual input (non-latched)/output (latched) lines, depending on instructions. Parallel I/O: Each port is named as R-Port #0 (R3-R0 R-Port #1 (R7-R4), R-Port #2 (R11-R8), and R-Port #3 (R15-R12), and indirectly addressed by the Y-registe A 4-bit data on an addressed port is input into the accumulator by IN instruction. (Before IN instruction the addressed port must be setup to "1" (input mode) And further the R-Port #3 is directly input into	



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function
	• I/O Ports (Continued) R3 -R0, 76-74,72 I/O		Individual I/O: Each line of R15 to R0 is indirectly
R7 -R4, R11-R8, R15-R12	80-77, 4-1, 8-5,	170	addressed by the Y-register, and addressed line is individually set/reset by SETR/RSTR instruction, and further each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. All lines are testable using TSTR instruction, and further each line of R-Port #2 (R11-R8) is directly testable by TSTD instruction. (Before TSTR and TSTD instructions, the addressed line must be setup to "1" (input mode).) For R-Port pins, one of standard pull-up, standard open-drain, or high-current open-drain output can be selected using mask option. And output port level during reset, either each of R-Port is the high level or and low can be selected by mask option, every 4 bit. This port are set high (standard pull-up) or high-Z (standard and high-current open-drain) by reset.
E3 -E0, E7 -E4,	38-35, 42-39,	1/0	E-Ports: This functions as thirteen 4-bit parallel input (non-latched)/output (latched) port, or 52 indi-
E11-E8, E15-E12, E19-E16, E23-E20, E27-E24, E31-E28, E35-E32, E39-E36, E43-E40, E47-E44, E51-E48	54-51, 58-55, 66-63, 70-67, 16-13, 20-17,		vidual output (latched) lines. Parallel I/O: Each port is named as E-Port #0 (E3-E0), E-Port #1 (E7-E4) E-Port #C (E51-E48), and indirectly addressed by Y-resister. A 4-bit data on an addressed port is input into the accumulator by INX (before INX instruction, the addressed port must be setup to "1" (input mode).)instruction. A 4-bit data in the accumulator is output onto an addressed port of E-Port #0 to #C by OUTX instruction and further in the E-Port #0 (E3-E0) and E-Port #1 (E7-E4) 4-bit data in the accumulator is directly output onto the E-Port #0, and E-Port #1 by OUTP, OUTO instruction. Individual output: Each line of E51 to E0 can be individually outputs by combined of ANDX, ORX, and OUTX
			instruction. All E-Port except of E-Port #8 (E35-E32), standard pull-up, standard open-drain, or high-current open-drain can be selected by the mask option, every 4-bit. And E35 to E32 is only can be select a high-current open-drain or standard open-drain. And output port level during reset. Either each of E-Port is the high level and low can be selected by mask option, every 4-bit. This port are set high (standard pull-up) or high-Z (standard and high-current open-drain) by reset.
OPEN	73,33	-	Open: This pin should not to be connect.



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function
• A/D Converter			
AVCC	12	_	A/D converter supply voltage.
AVSS	10	-	A/D converter ground pin.
A _{VR} -	11	-	A/D converter reference voltage.
AN3-ANO	16-13	I	5-bit Resolution A/D Converter Input: There are four programmable approximation 5 bits resolution A/D conversion, the analog input port is selected with the analog input select register (Y=D). The A/D converter is activiate by writing 1 to bit 0 of the control register (Y=9). Upon completion of A/D conversion results go into the A/D data register (high-order) (Y=F); the last two bits go into the A/D data register (low-order) (Y=E). This analog input is common to E35 to E32. In standby mode, this function doesn't worked, and A/D converted data is not hold.

DIFFERENCES BETWEEN MB88550 SERIES AND MB88550H SERIES

Table 2: DIFFERENCES BETWEEN MB88550 SERIES AND MB88550H SERIES

Device Item	MB88550 series	MB88550H series
Clock -Oscillation range -Min. instruc- tion execution time	· 0.5 MHz to 3.0 MHz (Without prescaler) 1 MHz to 6 MHz (With prescaler) 2.0 µs using 6.0 MHz with prescaler	· 2.0 MHz to 4.0 MHz (Without prescaler) 4MHz to 8MHz (With prescaler) · 1.5 µs using 8.0 MHz with prescaler
Members	· MB88551-PF · MB88552-PF	· MB88551H-PF · MB88552H-PF



INPUT/OUTPUT CIRCUITS

All input-only pins are internally pulled up, and all output-only and input/output pins except E- and R-Ports have push-pull output buffer (standard pull-up). E- and R-Ports can have push-pull (standard pull-up) or open-drain (standard or high-current) buffer using mask option.

Table 3: INPUT/OUTPUT CIRCUIT

Pin	Circuit	Remarks
EX X X	• Crystal/Ceramic OSC or external clock* EX X A A	1. Non-hysteresis inverter 2. Feedback resistor: Approx. 2 MΩ typ. (at V _{CC} =5V) * When only external clock drive is used, we recommend RC-network OSC. Oscillation output option a: Yes b: No
EX X X	* RC-network OSC or external clock* EX X X a	1. Hysteresis inverter 2. Without feedback resistor * When only external clock drive is used, we recommend RC-network OSC. Oscillation output option a: Yes b: No • Hysteresis inverter
RESET	P P	• With output pull-up resistor (P-ch. Tr.): approx. 300kΩ
R-Port E23-E0 E51-E36	* * * * * * * * * * * * * * * * * * *	• Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10k0 *2: Standard/high-current open-drain: Without P-ch. pull-up resistor

Input/Output Circuit (Continued)

Pin	Circuit	Remarks
E24/S0 E31/PG0		 Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: without P-ch. pull-up resistor
E25/SI E27/IRQ E28/TC E30/PGI	**************************************	 Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: without P-ch. pull-up resistor **IRQ, TC: Hysteresis inverter
E26(\$\overline{SC}/\overline{TO})		• Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10k0 *2: Standard/high-current open-drain: without P-ch. pull-up resistor ** A circuit is added to temporarily turn on the transistor connected to the power supply and to immedi- atly, raise the pin to the high level by the timing H output to the pin.
E29/START	START N N N N N N N N N N N N N N N N N N N	E29: • Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ 2: Standard/high-current open-drain: without P-ch. pull-up resistor START: With N-ch. pull-down resistor approx. 300kΩ



Input/Output Circuit (Continued)

Pin	Circuit	Remarks
E32/AN0 to E35/AN3	N N N N N N N N N N N N N N N N N N N	• Open-drain output



USER MASK OPTIONS

The MB88550H series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 4: MB88550H SERIES USER MASK OPTIONS

Optional	Symbol	Option	Option No.	Note
Feature			0	f _C =2.0 MHz to 4.0 MHz
Clock	CLK	No	1 '	IC-2.0 MAZ to 4.0 MAZ
prescaler		Yes	1	f _C =4.0 MHz to 8.0 MHz
Oscillation circuit	osc	Crystal/Ceramic OSC or external clock	0	When only external clock drive is use, we recommend RC- network oscillator.
		RC-network OSC	1	Recommend a without clock prescaler.
Port scramble		No.	0	
		Yes	1	Port scramble is appointed every 4-bit.
Output port (R-, E-Port)	PORT	High-current open-drain	1/K	
type		Standard open- drain	2/L	
		Standard pull- up	3/M	Except E35 to E32
Output port level during	RST	High level	0	
reset		Low level	1	
Oscillation output	CLO	No	0	
Output		Yes	1	
Standby function	STRT	No	0	Pin 68 used as E29
TMICCION		Yes	1	Pin 68 used as START
Output port	STATE	Hold	0	
state during standby		High-Z	1	
Standby off	SOR	No	0	Output port level of E0-E24 during reset is fixed at low
function		Yes	1	And other port is high.
Watch dog	WDR	No	0	
CTMET		Yes	1	



Table 4: USER MASK OPTIONS (Continued)

When port scramble selected, output port circuit option table.

	PIN NO.	PIN NAME	OUTPUT PORT OPTION	OUTPUT PORT DURING RESET
	-17.	*******	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
1	to :	R8 to R11	☐ STANDARD OPEN-DRAIN	
-		NO CO KII	STANDARD OFEN-DRAIN	☐ LOW LEVEL
			☐ HIGH CURRENT OPEN-DRAIN	
-	to i	R12 to R15		
3	LO I	K12 to K15	☐ STANDARD OPEN-DRAIN	
			STANDARD PULL-UP	
		E32/ANO to	☐ HIGH CURRENT OPEN-DRAIN	HIGH LEVEL
13	to 1	E35/AN3	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
			HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
1/	to 2	E36 to E39	□ STANDARD OPEN-DRAIN	☐ LOW LEVEL
			☐ STANDARD PULL-UP	
		.	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
21	to 2	E40 to E43	☐ STANDARD OPEN-DRAIN	LOW LEVEL
			☐ STANDARD PULL-UP	
	_		HIGH CURRENT OPEN-DRAIN	HIGH LEVEL
25	to 2	E44 to E47	☐ STANDARD OPEN-DRAIN	LOW LEVEL
			☐ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
29	to 3	E48 to E51	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
			☐ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
35	to 3	E0 to E3	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
		ļ	☐ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
39	to 4	E4 to E7	☐ STANDARD OPEN-DRAIN	D LOW LEVEL
		ļ	☐ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	HIGH LEVEL
43	to 4	E8 to E11	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
			☐ STANDARD PULL-UP	
		· · · · · · · · · · · · · · · · · · ·	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
47	to 5	E12 to E15	☐ STANDARD OPEN-DRAIN	D LOW LEVEL
			☐ STANDARD PULL-UP	_ 20 22.722
			☐ HIGH CURRENT OPEN-DRAIN	HIGH LEVEL
51	to 54	E16 to E19	☐ STANDARD OPEN-DRAIN	D LOW LEVEL
	_		□ STANDARD PULL-UP	
	-		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
55	to 5	E20 to E23	□ STANDARD OPEN-DRAIN	□ LOW LEVEL
			□ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
63	to 6	E24/S0 to	STANDARD OPEN-DRAIN *5	Delow Level
	J. 0.	E27/IRQ	☐ STANDARD PULL-UP	
			☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
67	to 70	E28/TC to	☐ STANDARD OPEN-DRAIN *6	LOW LEVEL *
٠,	20 /	E31/PG0	STANDARD PULL-UP	- TOM PEAEF .
72	, 74		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
	76	RO to R3	STANDARD OPEN-DRAIN	D LOW LEVEL
, ,	, ,,	1 vo co v2	STANDARD PULL-UP	TOM TEARL
			☐ HIGH CURRENT OPEN-DRAIN	Durgir Trime
77		D/ +- D7		☐ HIGH LEVEL
"	to 8	R4 to R7	STANDARD OPEN-DRAIN	☐ LOW LEVEL
			☐ STANDARD PULL-UP	İ

^{*5} Output port of E26($\overline{SC}/\overline{T0}$) is applied to only standard pull-up. *6 When the standby function is selected, E29/START is input port.



NOTES ON OPERATION

Latch-up Prevention

Latch-up may occur in CMOS devices following treatments:

- (1) The voltage higher than $V_{\rm CC}$ or lower than $V_{\rm SS}$ is applied to input or output pin.
- (2) The voltage exceeding the absolute maximum ratings is applied between V_{CC} and V_{SS} pins.
- (3) MCU power supply (VCC) power-on after analog power supply (AVCC) power-on.

If latch-up occurs, the supply current increases greatly, and the device may be thermally destroyed. Therefore, applied voltages should not exceed the maximum ratings.

· Treatment of Unused Pins

Unused input pins should be externally pulled up or down with resistors because such unused input pins may cause some malfunction if they are left open. (However, the X pin should be open when an external clock oscillator is used.)

• External Capacitors for Crystal Oscillation

Fig. 6 gives an aim of an area where the on-chip oscillator has stable oscillator characteristics and short oscillation stabilization time when an average crystal resonator is used.

The external capacitor should be adjusted to individual crystal resonators when precise oscillation frequency is required. It is recommended to use crystal with a frequency higher than required oscillation frequency, together with the on-chip divided-by-two prescaler, because crystal resonators with lower oscillation frequency generally tends to have longer stabilization time and wider characteristics variation.

· Supply Voltage

Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for the power supply:

- (1) $V_{\rm CC}$ ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz): Less than 10% of typical $V_{\rm CC}$ value.
- (2) $V_{\rm CC}$ transient change rate (such as at switching of power supply): Less than 0.1V/ms.

INSTRUCTION SET DESCRIPTION

The MB88550H series instruction set includes 82 instructions, 78% of which are single-byte and single-cycle, 18% two-byte two-cycles, 1% two bytes three-cycles, and 2% three-bytes and three-cycles. The MB88550H series instruction set is same as the MB88550 series instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- · Constant transfer
- · Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- · Flag manipulation
- Other

Tables 5 and 6 summarize the MB88550H series instruction set.

Table 5: INSTRUCTION SET SUMMARY

	Mnem	onic	Code	Fla	₽/St	atus	Byte/	
	+ope	rand	(Hex.)	ZF	CF	ST	Cycle	
Register-	TATC		05	•	•		1/1	TH+(X), TL+(AC)
to-	TADT		06	•		•	1/1	$DT_9+(CF)$, $DT_{8-4}+(X)$, $DT_{3-0}+(AC)$
Register	TAS		07	•	١.	٠	1/1	SB+(AC)
Transfer	TAY		04	٠	Ŀ	<u> • </u>	1/1	Y←(AC)
	TSA		17	•		•	1/1	4-bit mode: AC+(SBL),
					1	l l		8-bit mode: AC+(SBL), X+(SBH)
	TTCA		15	•	٠.	•	1/1	X+(TH), AC+(TL)
	TAPW		16	•	٠.	•	1/1	$PW_9+(CF)$, $PW_{8-4}+(X)$, $PW_{3-0}+(AC)$
	TYA		14	1	•	·	1/1	AC←(Y)
	XX		1B	‡*1	•	•	1/1	(AC)≠(X)
Register-	L		αo	:	٠,	•	1/1	$AC+\{M(X,Y)\}$
to-	LS		2B	1	٠	\vdash	1/1	$SB+\{M(X,Y)\}$
Memory	ST		1D	٠	•		1/1	M(X,Y)+(AC)
Transfer	STDC		1A	•	•	ţC	1/1	M(X,Y)+(AC), $Y+(Y)-1$
	STIC		0A	:	•	†C	1/1	M(X,Y)+(AC), Y+(Y)+1
	STS		2A	1	· .	•	1/1	M(X,Y)+(SB)
	X	_	OB	1*1		·	1/1	$(AC) \neq \{M(X,Y)\}$
	XD	Ď	50-53*	_		.	1/1	$(AC)*\{M(0,D)\}; D=0 \text{ to } 3 (X=0, Y=D)$
Constant	XYD	D	54-57*	-	•	·	1/1	$(Y) \neq \{M(0,D)\}; D=4 \text{ to } 7 (X=0, Y=D)$
Transfer	CLA LI	,	90	1	•	•	1/1	AC+0 (Included in LI instruction)
11ansier	TXI		90-9F*		•	١ .	1/1	AC+imm; imm=0 to 15
	LXID	100	58-5F* 3D90-			١ . ا	1/1	X3+0, X2 to X0+imm; imm=0 to 7
	TVID		3D9F*	٠	•		2/2	X+imm; imm=0 to 15
	TDVA	,	3D20-	.		ı		
	TLVW	1	3D20- 3D3F*	•	•	.	2/3	$X \leftarrow \{ROM(\underline{imm} \mid X \mid Y)\}d, d=7-4$
			יינענ	1		ı]	$AC \leftarrow \{ROM(\underbrace{1mm \mid X \mid Y})\}d, d=3-0$
l i	LYI	,	80-8F*	.		.	.,,	imm=0 to 31
Arithmetic		<u> </u>	0E	•	· ·	†C	1/1	Y +imm; imm=0 to 15
& Logical	AI	ليري	3D80-	:	:	†C	1/1	$AC+(AC)+\{M(X,Y)\}+(CF)$
Operations	***		3D8F	•	•	ا ۳۰	-/-]	AC+(AC)+imm; imm=0 to 15
obergrious	AND	ı	OF	:		ιz	1/1	ACT (ACTOUNTALL
1	C		2E	-	1	1Z	1/1	AC+(AC)\(\)(\(X,Y\)\)
-	CI	imm	BO-BF*		:	ız	1/1	$\{M(X,Y)\}-(AC)$
	CYI		AO-AF*	.		ız	1/1	imm-(AC); imm=0 to 15
LL			110 W			507	-/-	imm-(Y); imm=0 to 15

2-587

Table 5: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic	Code	Fla	g/St	atus	Byte/	0
	+Operand	(Hex.)	ZF	CF	ST	Cycle	
Arithmetic	DAA	10	$\overline{\cdot}$	1	†C	1/1	AC+(AC)+6 if (AC)>9 or (CF)=1
& Logical	DAS	11	.	1	†C	1/1	AC+(AC)+10 if (AC)>9 or (CF)=1
Operation	DCA	3D8F	1	1	†C	1/1	AC+(AC)+15 (Included in AI instruc-
	DCM	19	:		ŤС	1/1	$M(X,Y)+\{M(X,Y)\}-1$ tion)
	DCY	18			τC	1/1	Y←(Y)-1
	EOR	2F	1	•	↓Z	1/1	$AC+\{M(X,Y)\}\Theta(AC)$
	ICA	3D81	1	1	1C	1/1	AC+(AC)+1 (Included in AI instruc-
i	ICM	09	‡	•	†C	1/1	$M(X,Y)+\{M(X,Y)\}+1$ tion)
	ICX	3DAC	٠	١.	†C	2/2	X← (X)+1
	ICY	08	t	٠	†C	1/1	<u>Y</u> ←(<u>Y</u>)+1
	NEG	2D	•	•	ţΖ	1/1	AC+(AC)+1
	OR	1F	ţ	•	ιZ	1/1	$AC \leftarrow \{M(X,Y)\} \cup (AC)$
	ROL	ос	İ	‡	тС	1/1	(CF) A,C,
	ROR	1C	t	t	†C	1/1	A,C, CF
	SBC	1E	1	ī	1C	1/1	$AC+\{M(X,Y)\}-(AC)-(CF)$
Bit	RBIT bp	34-37*	· -	<u> </u>	1.	1/1	{M(X,Y)}bp+0; bp=0 to 3
Manipula-	SBIT bp	30-33*		١.	١.	1/1	$\{M(X,Y)\}$ bp+1; bp=0 to 3
tion	RBA bp	3DA4	•		· ·	2/2	(AC)bp+0 ; bp=0 to 3
	•	3DA7 *	1	İ	1		
	SBA bp	3DA0 3DA3 *		•	•	2/2	(AC)bp+1 ; bp=0 to 3
	TBA bp	4C-4F*	· ·	·	↓Z	1/1	(AC)bp-1 ; bp=0 to 3
	TBIT bp	38-3B*	١.	١.	ΙZ	1/1	{M(X,Y)}bp-1; bp=0 to 3
Control	EN imm	3E00-		1	•	2/2	Enable the internal resources by
	Í	3EFF*	ļ.		1	i	the operand byte (2nd byte); *3
	DIS imm	3F00-		١.	۱٠	2/2	Disable the internal resources by
		3FFF*		<u> </u>			the operand byte (2nd byte); *3
	RST	3DAD	•	Ŀ	·	2/2	System initialization
Input/	IN	13	1	Ţ.	1.	1/1	AC+(R)Y ; Y=0 to 3 (Port #)
Output	i		l .		i		AC+(REG)Y; Y=8 to 12, 14, 15
	INK	12	1	•	١.	1/1	AC+(K)
1	INX	3DAA	<u> :</u>	·	┵	2/2	AC+E(Y) ; Y=0 to 12
	OUT	03			.	1/1	(R)Y+(AC); Y=0 to 3 (Port #) (REG)Y+(R);Y=8 to 11, 13
	outo	01	١٠	•	٠.	1/1	E3-E0+(AC)
ļ	OUTP	02	•	•	١٠	1/1	E8-E4+(AC)
ì	OUTX	3DAB	<u> </u>	·	ŀ	2/2	(E)Y+AC; Y=0 to 12
	ANDX	3DA8	1.	1.	•	2/2	$E+(AC)\cap\{(E)Y\}$; Y=0 to 12
	ORX	3DA9	<u> • </u>	<u> </u>	<u> : </u>	2/2	$E+(AC)\cup\{(E)Y\}; Y=0 \text{ to } 12$
	RSTD d	44-47#			•	1/1	(R)d+0; d=0 to 3 (Bit # of port #0)
[RSTR	22		•	.	1/1	(R)Y+0; Y=0 to 15 (Bit #)
	SETD d	40-43		1.	.	1/1	(R)d+1; d=0 to 3 (Bit # of port #0)
1	SETR	20		+-	↓ :-	1/1	(R)Y+1; Y=0 to 15 (Bit #)
1	TSTD d	48-4B	*		ΨZ	1/1	(R)d-1; d=8 to 11 (Bit #)
	TSTR	24	祌	┵	12		(R)Y-1; Y=0 to 15 (Bit #)
Branch	CALL ad			1	.	2/2	If ST=1, Subroutine call for addr;
		6FFF*	1			1	addr=0 to 4095.
		07/65	ــــــــــــــــــــــــــــــــــــــ	+-		2/2	ST=0, Not Subroutine Call.
	CALX add			.	'	3/3	If ST=1, Subroutine call for addr; addr=0 to 8191. *4
	ĺ	3D5FFF	"	1			
L	<u> </u>				0 50		ST=0, Not subroutine call.


2-588

Table 5: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic	Code	Fla	g/St	atus	Byte/	
	+Operand	(Hex.)	ZF	CF	ST	Cycle	Operation
Branch	JMP addr	CO-FF*	•	•	•	1/1	If ST=1, Branch to addr; addr=0 to 63
	1						ST=0, No Branch.
	JPXY addr		٠.	٠	.	2/2	Branch always to addr on page #n;
	į l	3D1F*		l			
	JPL addr			·	•	2/2	If ST=1, Branch to addr;
		7FFF*					addr=0 to 4095.
	1						ST=0, No branch.
	JPLX addr				•	3/3	If ST=1, Branch to addr;
	l .	3DDFFF*					addr=0 to 8191. *4
							ST=0, No Branch.
	RTI	3C	٠	٠		1/1	Return from interrupt routine
	RTS	2C	<u> </u>	•	•	1/1	Return from subroutine
Flag	RSTC	23	۱ ۰ ا	+		1/1	CF+0
Manipula-	SETC	21	·	1	٠	1/1	CF+1
tion	TSTC	28	١٠	·		1/1	(CF)-1
ł	TSTI	25	•	•		1/1	(IF)-1, (If IRQ=L, IF=1)
İ	TSTS	27	١ ٠	•		1/1	(SF)-1, SF+0
	TSTV	26	١ ٠	•		1/1	(VF)-1, VF+0
	TSTZ	29	·	•	↓ZF	1/1	(ZF)-1
Other	NOP	00	·	•	•	1/1	No operation

Notes:

- *1: ZF is set or reset depending on contents of AC after instruction execution. *2: ZF is set or reset depending on contents of Y after instruction execution.
- *3: Each bit of the operand (the second byte) functions as follows:



*4: addr=6144 to 8191 for MB88551H only



Symbols and Abreviations

Symbols	Meaning
←	Is transferred to
*	Is exchanged with
+	Arithmetic plus
=	Arithmetic minus
₩	Logical exclusive or
Ú	Logical OR
<u>U</u>	Logical AND
(Overline)	Negation
()	Contents of parenthesis
↑	Set to "1" always
<u> </u>	Set to "0" always
‡	Affected (set or reset) by operation results
∳C	Set to "0" due to carry (not carry flag)
↓CF	Set to "0" due to carry flag
↓IF	Set to "0" due to interrupt flag
↓SF	Set to "0" due to serial buffer full/empty flag Set to "0" due to timer/counter overflow flag
↓VF	Set to "0" due to timer/counter overflow flag Set to "0" due to zero (not zero flag)
↓Z	Set to "0" due to zero flag
↓ZF	Not affected
•	Not affected
Abbreviation	Meaning
AC	Accumulator
addr	Jump address
bp	Bit pointer (that is part of the instruction code)
C	Carry
CF	Carry flag
d	Direct line number (that is part of the instruction code)
DT	Program delay timer for programmable pulse generator
E	E-Port (#0: E3-E0, #1: E7-E4, #B: E47-E43, #C: E51-E48)
(E)Y; Y=n	E-Port #n specified by Y-register (E=0 to C)
İF	Interrupt flag
imm	Immediate data
ĪRQ	Interrupt request
LSB	Least significant bit
M(X,Y)	Data memory (RAM) location indirectly addressed by data pointer
	(X- and Y-registers)
M(O,D)	Data memory (RAM) location directly addressed by "D" bits in the
	instruction code, in page #0 (X=0)
MSB	Most significant bit
PW	Pulse width latch for programmable pulse generator
R	R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R15-R12)
(R)Y; Y=n	① R-Port #n specified by Y-register (Y=0 to 3)
(5) 1 1-	② R-Port bit n specified by Y-register (Y=0 to 15) R-Port bit n specified by "d" bits in the instruction code
(R)d; d=n	Serial buffer high register
SBH	
SBL	Serial buffer low register Serial buffer full/empty flag
SF	Status flag
ST	Timer/counter high byte
TH	Timer/counter low byte
TL VF	Timer/counter overflow flag
X	X-register (that indicates page # in data memory RAM)
Xn	The n-th bit X-register
Y Y	· ·
Z	Y-register 2-590 Zero
Z ZF	Zero flag
4F	220



Table 6: INSTRUCTION CODES SUMMARY

<u></u>																
H	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	NOP	OUTO	OUTP	OUT	TAY	TATC	TADT	TAS	ICY	ICM	STIC	x	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTCA	TAPW	TSA	DCY	DCM	STDC	хх	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	T STI	TSTV	TSTS	TSTC	TSTZ	STS	LS	RTS	NEG	С	EOR
3		SBIT RBIT TBIT RTI EXT EN DIS											DIS			
4		SETD RSTD TSTD TBA d d d bp														
5			XID D				YD D						XI		•	
6									ALL ddr							
7									PL ddr							
8									ΥΙ						-	
9	(CLA)							L i	I mm		_					
A									YI					•		
В								C:	I mm				·····			
С									_	-						
D									MP							
E								a	ddr							
F																
NOTE	: [:	1-by	te/1-	cycle	inst	ructi	on		: 2	-byte:	s/2-c	ycles	inst	ructi	on

2-591

* See the next page



Table 6: INSTRUCTION CODES SUMMARY (Continued)
Extended instruction

3DI 3DH	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0		JPXY addr														
1		aut														
2		LRXA imm														
3																
4								C/	LX ldr							
5		- 														
6								NO:	r use							
7															-	· · · · · ·
8		(ICA))						AI imm							(DCA)
9								L	XID imm_							
A		S	BA				RBA		ANDX	ORX	INX	מדטס	ICX	RST	NOT	USE
В								NO	T USE							
С						-		J	PLX							
D																
E								NO	T USE							
F	<u> </u>															

Note: : 3 bytes/3 cycles instruction



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

The MB88550H series consists of the MB88551H and MB88552H. The MB88558H are available as piggyback EPROM evaluation devices for MB88550H series. Refer to Table 7.

Table 7: MB88550H SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS

	MB88551H-PF	MB88552H-PF	MB88558H-CF-10X
ROM Size	8K x 8 bits	6K x 8 bits	8K x 8 bits
1.0 5255	(On-chip mask ROM)	(On-chip mask ROM)	(Piggyback EPROM)
RAM Size	256 x 4 bits	256 x 4 bits	256 x 4 bits
(Directly addressed		(0-7)	(0-7)
locations)	(/		(6 /)
I/O Port:	Total 68 lines	Total 68 lines	Total 68 lines
-Input-only Port	0	0	0
-Output-only Port	o	ō	Ö
-I/O Port	68	68	68
-Control Port	5 (Including	5 (Including	5 (Including
	serial I/O)	serial I/O)	serial I/O)
Output Port Type	· Standard pull-up	· Standard pull-up	· Standard
-	· Standard	· Standard	pull-up(101/201)
	open-prain	open-drain	· High-current
	· High-current	· High-current	open-drain
	open-drain	open-drain	(102/103/202)
	(Mask option)	(Mask option)	(Mask option)
<u>.</u>	-	`	(
Stack Depth	8 levels	8 levels	8 levels
(Nesting Level)			
Timer/Counter:	Yes (Auto loading)	Yes (Auto loading)	Yes (Auto loading)
-Buffer Size	8 bits	8 bits	8 bits
-Clock Source	Internal/External	Internal/External	Internal/External
Serial I/O:	Yes	Yes	Yes
-Buffer Size	4/8 bits	4/8 bits	4/8 bits
-Clock Source	Internal/External	Internal/External	Internal/External
-Output Latch	Yes	Yes	Yes
Clock Generator:	Yes	Yes	Yes
-Oscillator Type	· Crystal/External	· Crystal/External	· Crystal/External
	· RC-network/	· RC-network/	(Fixed)
	External	External	
	(Mask option)	(Mask option)	
-Clock Frequency	2 MHz-4 MHz	2 MHz-4 MHz	-
(With prescaler)	(4 MHz-8 MHz)	(4 MHz-8 MHz)	(4 MHz-8 MHz)
Clock Prescaler	Yes/No	Yes/No	Yes
(Divid-by-two)	(Mask option)	(Mask option)	(Fixed)
Interrupt Function	Yes	Yes	Yes
-Nesting Level	Single level	Single level	Single level
-Interrupt Sources	4 Sources	4 Sources	4 Sources
Programmable	Yes (9 bit)	Yes (9 bit)	Yes (9 bit)
Pulse Generator		(>)	103 (7 526)
A/D Converter	Yes	Yes	Yes
Method:	· Programmable	· Programmable	· Programmable
	successive	Successive	successive
	approximation	approximation	approximation
-Resolution	· 5 bit	· 5 bit	· 5 bit
-Channel	· 4 channel	· 4 channel	· 4 channel
-channel	· 4 channel	· 4 channel	· 4 channel

2-593



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

Table 7: MB88550H SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS (Continued)

	MB88551H-PF	MB88552H-PF	MB88558H-CF-XXX						
Standby Function:	· Yes/No	· Yes/No	· Yes(101/102/103)						
Standby runction.	(Mask option)	(Mask option)	· No(201/202)						
-Initiation Method	· Software	· Software	Software						
-Oscillator State	· Idle	· Idle	· Idle						
During Standby	· Stop(Software	· Stop(Software	· Stop(Software						
During Standby	selectable)	selectable)	selectable)						
D Chaha	· Hold	· Hold	· Hold (102/103)						
-Output State	· High-Z	· High-Z	· High-Z (101)						
During Standby	(Mask option)	(Mask option)	(Mask option)						
5. 11 OSS D	(Mask Option)	· Yes/No	· No						
-Standby Off Reset	(Mask option)	(Mask option)	""						
Function	· High/Low	· High/Low	· High(101/102/201						
Output Port Level	. High/Low	· high/low	202)						
During Reset	(W1:	(Mask option)	· RO-R7:L, Other:H						
	(Mask option)	(Mask Option)	(103)						
		· No	· No (Fixed)						
Watch Dog Timer	· No		' No (Fixed)						
Function	· Yes	Yes	l.						
	(Mask option)	(Mask option)	82						
Number of	82	82) °2						
Instructions		- 12 - 2 (2	1/3 0/0 0/3						
Instruction	1/1, 2/2, 2/3, or	1/1, 2/2, 2/3, or	1/1,2/2, 2/3, or						
Length/Cycle	3/3	3/3	1.5 us at 8 MHz						
Min. Instruction	1.5 µs at 8 MHz	1.5 µs at 8 MHz							
Execution Time	(With prescaler)	(With prescaler)	(With prescaler)						
Power Supply: VCC:	Single +5V	Single +5V	Single +5V						
-Active	· 4.5V to 5.5V	· 4.5V to 5.5V	· 4.5V to 5.5V						
-Standby	· 3.5V to 6.0V	- 3.5V to 6.0V	- 3.5V to 6.0V						
Analog Supply(AVC	c) · 4.5V to 5.5V	· 4.5V to 5.5V	· 4.5V to 5.5V						
Operating	1								
Temperature range:	-30°C to +70°C	-30°C to +70°C	-30°C to +70°C						
Process	CMOS	CMOS	CMOS						
Package	80-pin plastic	80-pin plastic	80-pin ceramic						
Increase	flat package	flat package	module						
Development Tools:									
WR2115-01 : CRT unit (Common)									
-Maramare	MB2115-02 : Moni	tor board with keybo	ard (Common)						
	MB2115-04 : EPRO	M writer (Common)							
	MB2115-36A : DUE	board							
G - 64	SM05215-A010: Inte	llec series III MDS	cross-assembler						
-Software	CM07/15-A010. Title	-86 cross-assembler							
ĺ	ewyyyy_yyyy PC-P	OS cross-assembler							
l l	SMXXXX-XXXX: FC-D SM07415-G022: CP/M	Les hort ampletor							
	SMU/413-GU22: CF/M	NOS host emulator							
SMXXXXX-XXXX: PC-DOS host emulator									



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS†

Parameter	Symbol		Rating		Unit	20
rarameter	эмпрот	Min.	Тур.	Max.	Unit	Remarks
Supply Voltage	v _{CC}	V _{SS} -0.3		V _{SS} +7.0	V	
	V _{SS}		0		V	
Analog Supply Voltage	AV _{CC} AV _R -	V _{SS} -0.3		V _{SS} +7.0	٧	Should not exceed VCC.
Input Voltage	V _{IN}	V _{SS} -0.3		V _{SS} +7.0	٧	Should not exceed V _{CC} +0.3V
Output Voltage	VOUT	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed V _{CC} +0.3V
Output Low Current	IOL			20	mA	
Total Output Low Current	ΣΙ _{ΟΓ}			80	mA.	
Power Dissipation	PD			600	mW	
Operating Ambient Temperature	TA	-30		+70	°C	
Storage Temperature	TSTG	-55		+150	°C	

[†] Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit	Pa-a-la-
rarameter	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply Voltage	v _{CC}	4.5	5.0	5.5	V	Active operation range
		3.5		6.0	V	Standby operation range
	v _{ss}		0		V	
Analog Supply	AVCC	4.5		5.5	V	
Voltage	AV _R -	0		AVCC	V	
Input High Voltage	VIH	0.7·V _{CC}		V _{CC} +0.3	٧	E-, R-Ports SI, PGI, EX(crystal/ceramic)
	VIHS	0.8·V _{CC}		V _{CC} +0.3	V	START, EX(RC-network), IRQ, TC, SC/TO, RESET,
Input Low Voltage	VIL	V _{SS} -0.3		0.3-V _{CC}	٧	E-, R-Ports SI, PGI, EX(crystal/ceramic)
	VILS	V _{SS} -0.3		0.2·V _{CC}	V	START, EX(RC-netwarok), IRQ, TC, SC/TO, RESET
Operating Ambient Temperature	TA	-30		+70	°c	



• DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Pin/Port	Conditions		Value	W	Unit
Output High	V _{OH}	E-, R-Ports	V _{CC} =4.5V	Min.	Тур.	max.	
Voltage	HU	(Standard pull- up),	ΙΟΗ=-200μΑ	2.4			V
		X (Selected by mask option)	V _{CC} =4.5V I _{OH} =-10μA	4.0			V
Output Low Voltage	VOL	E-, R-Ports (All output option), RESET,	V _{CC} =4.5V I _{OL} =1.8mA			0.4	V
		X (Selected by mask option)	V _{CC} =4.5V I _{OL} =3.6mA	:		0.6	V
		E-,R-Ports(High- current open- drain)	I _{OL} =10mA			2.0	V
Input Leakage Current	IIH	EX	V _{CC} =5.5V V _{IH} =5.5V			60	μA
	IIL	E-, R-Ports (Standard pull- up)	V _{CC} =5.5V V _{IL} =0.4V			-1.8	mA
		EX, RESET	V _{CC} =5.5V V _{IL} =0.4V			-60	μA
Open-drain Output Leakage Current	ILEAK	E-,R-Ports(High- current/standard open-drain)			0.1	10	μА
Total I/O Leakage Current (High-Z)	ΣΙΙΖ	E-, R-Ports (High-Z during standby mode)	V _{CC} =6.0V(Standby) V _{IN} =0V to 6.0V			±25	μА
Supply Current	ICC	Vcc	V _{CC} =5.0V(Typ.) fc=2MHz(Operation) All outputs open		5		mA
	ICCH	V _{CC} (Standby mode)	V _{CC} =6.0V(Max.) fc=0Hz(Standby) All outputs open			15	μА
Input Capacitance	CIN	All pins except V _{CC} , V _{SS}	fc=1MHz		10	20	pF




• AC CHARACTERISTICS

CLOCK TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/ Port	Conditions		lue Max.	Unit	Remarks
Clock Frequency	fc	EX, X	Crystal/ceramic or RC-network	2	4		Without prescaler
			OSC, external clock drive Figs. 4 and 5	4	8	MHz	With prescaler
Clock Cycle Time	t _{cyc}	EX, X	Figs. 4 and 5	0.25	0.5	μs	
Input Clock Pulse Width	P _{WCH} ,	EX	External clock drive	100		ns	Without prescaler
			(with X open) Figs. 4 and 5	50			With prescaler
Input Clock Rise/Fall Time	t _{cr} , t _{cf}	EX	External clock drive (with X open) Figs. 4 and 5	5	200	ns	





- * When the RC-network oscillation is used, the following conditions must be met: 1) The prescaler is not used.
 - 2) V_{CC}=5V±10%
 - 3) $T_A = -30^{\circ}C$ to $+70^{\circ}C$
 - 4) f_C^2 does not exceed 4MHz (Max. setting clock frequency is about 3.2 MHz at V_{CC} =5V and T_A =25°C.)







Fig. 7: CRYSTAL OSCILLATION CHARACTERISTICS (EXAMPLE)

4) fc does not exceed 4.0 MHz.



Notes:

3) $T_A = -30^{\circ}C$ to $70^{\circ}C$

- 1) The cross-hatched portion shows an area where the on-chip oscillator has stable oscillation characteristics and short oscillation stabilization time when an average crystal resonator is used. This chart gives an aim value of the external capacitor to realize a desired oscillation frequency. When an exact oscillation frequency is needed, a capacitor value should be determined, adjusting to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer oscillation stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend to use high-frequency crystal resonator with on-chip 1/2 prescaler.





• OUTPUT TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol Pin/Port	Din/Book	Condi-	Va]	T		
		FIN/FOIL	tions	Min.	Max.	Unit	
E-, R-Ports Delay Time	tEDH	E-Port, R-Port	Fig. 8		1000	ns	
	tEDL]	Fig. 8		350	 "•	
Serial Port Delay Time	tSDH	S0	Fig. 8		1000	ns	
	TSDL]			350		
Pulse Generat- or Output Port Delay Time		PGO	Fig. 8		1000	ns	
	TPDL				350	7 "	

Note:

- *1. A 10 $k\Omega$ pull-up is required when open-drain output is used.
- *2. All the output loading values are 50 pF + 1TTL. See figure below.








INPUT TIMING (Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Pin/Port	Conditions	Valu Min.	Unit	
Input Data Setup Time	tDS	E-Port, R-Port	Fig. 9	t _{cyc} +1000	Max.	ns
Input Data Hold Time	t _{DH}	K 1015			t _{cyc} -50	
SI Input Setup Time	t _{SDS}	SI	Fig. 9	600		ns
SI Input Hold Time	^t SDH			600		
Device Control Setup Time (Synchronous	^t CS	RESET	Fig. 9		2t _{cyc} -200 2t _{cyc} -200	ns
mode) Device Control	tor	ĪRQ	Fig. 9	8t _{cyc} +50	- cyc	
Hold Time (Synchronous	^t CH	RESET	118.	2t _{cyc} +50		ns
mode) Timing Input Setup Time (synchronous	t _{TS}	TC	Fig. 9		2t _{cyc} -200	ns
mode) Timing Input Hold Time (Synchronous mode)	t _{TH}	TC	Fig. 9	2t _{cyc} +50		ns
Pulse Generator Trigger Input Setup Time (synchronous mode)	tps	PGI	Fig. 9		5t _{cyc} -200	ns
Pulse Generator Trigger Input Hold Time (Synchronous mode)	tpH	PGI	Fig. 9	5t _{cyc} +50		ns
Control Signal Low Level Time	PWCNL	SC/TO	Fig. 9	6t _{cyc} +250		
(Asynchronous mode)		IRQ, TC, PG	I	6t _{cyc} +250		ns
		RESET		12t _{cyc} +250		
Control Signal High Level Tim	11001111	SC/TO	Fig. 9	12t _{cyc} +250		_
(Asynchronous mode)		RESET, TO	,	6t _{cyc} +250		ns
		START]	500		
Control Signal Rise and Fall Time	tCNr,	START, SC/TO, IRQ RESET, TC PGI	Fig. 9	Should be	less than 2	00ns





• POWER-ON RESET

Parameter	Symbol	Condi-	Val	ue	Unit	Remarks
		tions	Min.	Max.	Oniq	Venut k2
Power Supply	tr	Fig. 10	0.05	50	ms	Required for operation of
Rise Time						the power-on reset circuit
Power Supply	toff	Fig. 10	1		ms	Required for accurate circuit
Shut-off Time						operation repeatability





A/D CONVERTER CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol Pin	Di-	Conditions		17-7-		
		Pin	Conditions	Min.	Тур.	Max.	Unit
Resolution						5	Bit
Linearity Error			T _A =25°C AV _{CC} =5.0V			±1.0	LSB
Differential Linearity			AV _R -=0V			±0.9	LSB
Error Zero Transition Voltage	v _{ot}			8	78	148	mV
Full-Scale Transition Voltage	v _{FST}			+4696	+4766	+4836	mV
Conversion Time			108 x t _{CYC}	27 *1		154*2	μs
Analog Port Input Current	IAIN	AN3-0				5	μA
Analog Input Voltage		0-E/IA		av _{r-}		AVCC	v
Reference Voltage		AV _R _		0	0	AVCC	V
Supply Current	IA	AVCC	AV _{CC} =5.0V fc=2 MHz All outputs open		3		mA
Standby Supply Current	IAH	AVÇC	AV _{CC} =5.5V fc=0 MHz standby mode, All outputs open			5	jμA
Reference Voltage Supply Current	IR	AV _{CC} AV _R -	AV _{CC} -AV _R - AV _{CC} =5.0V, AV _R -=0V		0.6		mA

Notes:

- 1. Error between analog inputs is within 1/2 LSB when $AV_{R+}-AV_{R-}=5.0V$
- 2. Full-scale and offset can be adjust by an appropriate setting of AV_{R-} .
- 3. Error becomes relatively larger as AVCC-AVR- becomes smaller.
- *1 fc=8.0 MHz (with prescaler)
- *2 fc=2.0 MHz (without prescaler)

Resolution

The minimum variation in an analog signal that can be discriminated by the A/D converter. (An analog voltage can be divided into $2^5=32$ parts.)

• Linearity Error


The difference between the line connecting the device zero transition point ("0 0000" \longleftrightarrow "0 0001") with the full scale transition point ("1 1111" \longleftrightarrow "1 1110"), the actual conversion characteristics.

· Differential Linearity Error

The difference from ideal input voltage required to change the output voltage code by 1LSB.



• A/D CONVERTER CHARACTERISTICS



$$1LSB = \frac{V_{FST} - V_{OT}}{30}$$

$$Linearity = \frac{V_{NT} - (1LSB \times N + V_{OT})}{1LSB} \quad (LSB)$$


$$Differential Linearity = \frac{V_{(N+1)T} - V_{NT}}{1LSB} - 1 \quad (LSB)$$

$$Error$$




PACKAGE DIMENSION

• MB88551H-PF/MB88552H-PF: 80-PIN PLASTIC FLAT PACKAGE



• MB88558H-CF: 80-PIN CERAMIC MODULE



2-605