Technical description

Model: DR263

Description: Smartphone Operated Dalek.

Frequency: 2402MHz – 2480MHz

Technical Description:

The brief circuit description is listed as follows:

The DR263 is a Smartphone Operated Dalek. It is BT version 2.1 + EDR. It can pair with a Bluetooth device as the audio source and control by Dalek's control apps. It operates at frequency range of 2402MHz-2480MHz (79 channels with 1MHz channel spacing). The EUT is powered by internal 6VDC 4 x AA battery.

Antenna Type: Internal integral antenna

Antenna Gain: 0dBi

Nominal rated field strength: 84.7 dBµV/m at 3m

Maximum allowed field strength of production tolerance: +4 to -6dB

U2 – RDA5850 RF IC

U3 – HT9172 DTMF Decoder

U4 - AT9P185A: MCU

Y1-26 MHz crystal



BLUETOOTH SINGLE CHIP SOLUTION WITH MULTI-MEDIA

Rev.2.1

General Description

RDA5850 is a highly integrated single-chip turnkey Bluetooth radio transceiver and baseband processor with multi-media capability. Bluetooth feature is compliant with Bluetooth 2.1 + EDR specification and provides an optimal solution for data and music application.

1.1 Multi-media Feature

- External SPI Flash interface
- Multi-media Support
 - ◆ SBC
 - ♦ MP3
 - ♦ WMA
 - ♦ WAV
- Stereo audio line input
- Supports Serial LCD interface/ LEDs
- Power management
 - Power on reset control
 - Integrated Battery charger
 - Integrated all internal voltage supply from VBAT
- Audio
 - ♦ Integrated 1W audio speaker driver
- User Interface
 - ♦ supports 3x3 keypad matrix detection
 - ♦ Real-time clock
 - ♦ 12C
- FM Receiver Integrated
- MMC/SD support
- USB1.2 device only
- IR decode
- ECHO cancel for hands-free

- Voice record
- Bluetooth profiles
 - HFP/HSP
 - OPP
 - A2DP
 - ♦ AVRCP

1.2 Bluetooth Feature

- CMOS single-chip fully-integrated radio and baseband
- Compliant with Bluetooth 2.1 + EDR specification
- Bluetooth Piconet and Scatternet support
- Meet class2 and class3 transmitting power requirement
- Provides +7dbm transmitting power
- NZIF receiver with -80dBm sensitivity
- Support DCXO with internal oscillator circuit
- Low power consumption

2 Table of Contents

eneral Description	1
1.1 Multi-media Feature	1
1.2 Bluetooth Feature	1
Table of Contents	2
Multi-Media SOC Features	3
3.1 Analog Module	3
3.2 PMU	3
3.3 FM Tuner	3
3.4 System CPU (XCPU)	4
3.5 Keypad	4
3.6 SD/MMC Card Controller	4
3.7 IR Controller	4
3.8 LCD Controller	4
Bluetooth Section Features	5
4.1 Radio	5
4.2 Bluetooth Stack	5
Electrical Characteristics	6
Bluetooth Section Radio Characteristics	7
	1.1 Multi-media Feature 1.2 Bluetooth Feature Table of Contents Multi-Media SOC Features 3.1 Analog Module 3.2 PMU 3.3 FM Tuner 3.4 System CPU (XCPU) 3.5 Keypad 3.6 SD/MMC Card Controller 3.7 IR Controller 3.8 LCD Controller Bluetooth Section Features 4.1 Radio

3 Multi-Media SOC Features

Integrating all essential electronic components, including power management, FM receiver onto a single system on chip, RDA5850 offers best in class bill of material, space requirement and cost/feature ratio for complete Bluetooth enabled multi-media system.

Built around a cost effective 32-bit XCPU RISC core running at up to 312MHz with 4k of Instruction cache and 4k of Data cache, RDA5850 offers plenty of processing power for multimedia applications. A high performance proprietary 16/32-bit digital signal processing engine can further improve overall performance and user experience when performing complex multimedia tasks.

It is also packed with impressive connectivity for easy scalability of the system, including SDMMC Memory Cards, Serial LCD and USB (slave, full speed).

3.1 Analog Module

- Differential 13 bit Audio ADC and 16 bit stereo DAC
- 1W stereo loudspeaker amplifier
- Audio line in
- Full Speed USB PHY 1.1

3.2 **PMU**

- Complete integrated power management system
- Integrated LDO voltage regulators
- Implement both LCD back light and keypad LED drivers

3.3 FM Tuner

- Support worldwide frequency band 65-108MHz
- Digital low-IF tuner
- Fully integrated digital frequency synthesizer
- Autonomous search tuning
- Digital auto gain control (AGC)
- Digital adaptive noise cancellation
- Programmable de-emphasis (50/75 ms)
- Receive signal strength indicator (RSSI)
- Bass boost
- Volume control

3.4 System CPU (XCPU)

- RDA RISC Core
 - → 32x32 bits Multiplier Accumulator (MAC)
 - ♦ 16/32 bit instruction set
- 4 kByte Instruction Cache
- 4 kByte Data Cache

3.5 Keypad

- 3x3 matrix support with de-bouncing and interrupt generation
- Key On input with de-bouncing and interrupt generation

3.6 SD/MMC Card Controller

- SD Card specification Version 2.0
- SDIO Version 1.10
- MMC specification Version 3.1

3.7 IR Controller

- Support NEC protocol
- User code and key code programmable

3.8 LCD Controller

- SPI interface for LCM
- Max size 128x64

4 Bluetooth Section Features

4.1 Radio

- ♦ Build-in TX/RX switch
- Fully integrated synthesizer without any external component
- ♦ Class2 and class3 transmit output power supported and over 30dB dynamic control range
- Supports π/4 DQPSK and 8DPSK modulation
- ♦ High performance in receiver sensitivity and over 80dB dynamic range
- Integrated channel filter
- ♦ Support eSCO and AFH
- Support up to Bluetooth v2.1 + EDR

4.2 Bluetooth Stack

- ♦ Compliant with Bluetooth 2.1 + EDR specification
- Profile included AVRCP, A2DP, OPP, HSP/HFP

5 Electrical Characteristics

Table 5-1 DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{amb}	Ambient Temperature	-20	27	+50	$^{\circ}$ C
V _{IL}	CMOS Low Level Input Voltage	0		0.3*VIO	V
V _{IH}	CMOS High Level Input Voltage	0.7*VIO		VIO	V
V _{TH}	CMOS Threshold Voltage		0.5*VIO		V

Notes: 1. VIO=1.8~3.3V

Table 5-2 DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{amb}	Ambient Temperature	-20		+50	°C
I _{IN}	Input Current	-10	A	+10	mA
V _{IN}	Input Voltage	-0.3		VIO+0.3	V
V _{Ina}	LNA Input Level	A		+5	dBm
DC Charger	<u> </u>	0	5	7	V

Notes: 1. VIO=1.8~3.3V

Table 5-3 DC Electrical Specification (Power Supply):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VBAT			3.8	4.2	V
VCORE	A ()		1.2	1.4	V
V_BUCK_2V4			2.4		V
ADD_2V4			2.4		V
V_BOOST_4V3			4.3		V
V_RTC			1.2		V
V_USB			3.3		V
V_PAD,			2.8	3.0	V
V_SPIMEM,					
V_LCD,					
V_MMC					

Notes: 1. VIO=1.8~3.3V

6 Bluetooth Section Radio Characteristics

Table 6-1 Receiver Characteristics ----- Basic Data Rate

(VBAT = 4.0 V, TA = 27°C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
General spec	ifications					
Sensitivity @	0.1% BER		/	-80	1	dBm
Maximum red	ceived signal@0.1% BER		0	/	1	dBm
C/I c-channe	I		/	+10	1	dB
		F=F0 + 1MHz	/	/	-5	dB
		F=F0 - 1MHz	1	/	0	dB
		F=F0 + 2MHz	1	/	-33	dB
Adjacent chan	nel selectivity C/I	F=F0 - 2MHz	1	/	-30	dB
		F=F0 + 3 MHz	1	1	-45	dB
		F=F0 - 3MHz	1	1	-40	dB
Adjacent chan	nel selectivity C/I	F=F _{image}		1	0	dB
		30MHz-2000MHz	-10	/	1	dBm
0.1.51		2000MHz-2400MHz	-27	/	1	dBm
Out-of-band bi	locking performance	2500MHz-3000MHz	-27	/	1	dBm
		3000MHz-12.5GHz	-10	/	1	dBm
Intermodulatio	n		-35	/	1	dBm
Spurious outpo	ut level	X	-150	/	1	dBm/Hz

Notes:

Table 6-2 Transmit Characteristics ----- Basic Data Rate

(VBAT = 4.0V, TA = 27 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT			
General specifications									
Maximum RF tr	ansmit power		1	+4	7	dBm			
RF power contr	ol range		25	/	1	dB			
20dB band wid	th		1	0.9	1	MHz			
		F=F0 + 1MHz / -20				dBm			
		F=F0 - 1MHz	1	-20	1	dBm			
		F=F0 + 2MHz	1	-35	1	dBm			
Adjacent channe	I transmit power	F=F0 - 2MHz	1	-35	1	dBm			
		F=F0 + 3MHz	1	-40	1	dBm			
		F=F0 - 3MHz	1	-40	1	dBm			
		F=F0 + >3MHz	1	/	-46	dBm			

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Page 7 of 15

	F=F0 - >3MHz	-46	/	1	dBm
△f1 _{avg} Maximum modulation		/	164	/	kHz
△f2 _{max} Minimum modulation		/	145	/	kHz
$\triangle f2_{avg}/\triangle f1_{avg}$		0.80	/	/	/
ICFT		/	+4	/	kHz
Drift rate		/	0.1	/	kHz/50us
Drift (1 slot packet)		/	-2	/	kHz
Drift (5 slot packet)		/	-2	/	kHz

Notes:

Table 6-3 Receiver Characteristics ----- Enhanced Data Rate

(VBAT = 4.0 V, TA = 27°C, unless otherwise specified)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
π/4 DQPSK					
Sensitivity @0.01% BER		7	-80	1	dBm
Maximum received signal@0.1% BER	X	0	1	1	dBm
C/I c-channel			/	+13	dB
	F=F0 + 1MHz	1	/	+5	dB
	F=F0 -1MHz	1	/	0	dB
Adjacent channel coloctivity C/I	F=F0 + 2MHz	1	/	-20	dB
Adjacent channel selectivity C/I	F=F0 - 2MHz	/	/	-20	dB
	F=F0 + 3MHz	1	/	-40	dB
	F=F0 - 3MHz	/	/	-40	dB
Adjacent channel selectivity C/I	F≢F _{image}	/	/	-7	dB
8DPSK					
Sensitivity @0.01% BER		/	-80	/	dBm
Maximum received signal@0.1% BER		0	1	1	dBm
C/I c-channel		/	/	+18	dB
	F=F0 + 1MHz	/	/	+5	dB
	F=F0 - 1MHz	/	/	+5	dB
Adjacent channel coloctivity C/I	F=F0 + 2MHz	/	/	-20	dB
Adjacent channel selectivity C/I	F=F0 - 2MHz	/	/	-20	dB
	F=F0 + 3MHz	/	/	-35	dB
	F=F0 - 3MHz	/	/	-35	dB
Adjacent channel selectivity C/I	F=F _{image}	/	/	0	dB

Notes:

Table 6-4 Transmit Characteristics ----- Enhanced Data Rate

(VBAT = 4.0 V, TA = 27°C, unless otherwise specified)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
General specifications					•
Maximum RF transmit power		1	+2	1	dBm
Relative transmit control		1	-1.6	1	dB
					kHz
π/4 DQPSK max w ₀		1	+7.4	1	kHz
π/4 DQPSK max w _i		1	+6.7	1	kHz
π/4 DQPSK max w _i + w ₀		1	+2.4	1	kHz
8DPSK max w ₀		1	+7.1	1	kHz
8DPSK max w _i		1	+4.4	1	kHz
8DPSK max w _i + w ₀		1	+2.7	1	kHz
	RMS DEVM	1	4.7	1	%
π/4 DQPSK Modulation Accuracy	99% DEVM	1	1	30	%
	Peak DEVM	6	8.8	1	%
	RMS DEVM		4.6	1	%
8DPSK Modulation Accuracy	99% DEVM	1	/	20	%
	Peak DEVM	1	11.3	1	%
	F=F0 +1MHz	1	-25.0	1	dBm
	F=F0 - 1MHz	1	-25.0	1	dBm
	F=F0 + 2MHz	1	-25.0	1	dBm
In-band spurious emissions	F=F0 - 2MHz	1	-25.0	1	dBm
	F=F0 + 3MHz	1	-30.0	1	dBm
A	F=F0 - 3MHz	1	-30.0	1	dBm
A (1)	F=F0 +/- > 3MHz	1	/	-32	dBm
EDR Differential Phase Coding		1	100	1	%

Notes:

7 Pins Description

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Α	VBAT_PMU	VBAT_PMU	NC	NC	NC	NC	NC	SW_BUCK2	SW_BUCK	AVDD_2V4	M_SPI_D_1	M_SPI_C LK	V_SPIM EM	NC	NC	XVR_GN D	NC
В	NC	NC	NC	KP_LED_ OUT	SW_GND	SW_GND	NC	VBUCK2 _2V4	V_CORE	GPIO_4	M_SPI_D _2	M_SPI_D _0	M_SPI_D _3	NC	XVR_GN D	NC	NC
C	NC	LED1	LED2	NC	NC	NC	IS_CHG	GDRV	TS	POWERK EY	NC	M_SPI_C S	VSPIM_ SEL	NC	XVR_GN D	NC	NC
D	NC	NC	NC	KEYOUT _0	KEYOUT _3										XVR_GN D	NC	NC
E	V_RTC	V_BAT_ RTC	NC	KEYIN_3	KEYOUT _1		NC	NC	NC	VBAT_S ENSE	PROG_E FUSE	QP_RXTX EN	QN_RXT XDATA		XVR_GN D	NC	NC
F	NC	KEYIN_0	KEYOUT _4	KEYOUT _2	KEYIN_1		NC	NC	NC	AC_R	NC	ANA_TE ST_EN	NC		XVR_GN D	NC	NC
G	NC	FM_LINE OUT_R	NC	KEYIN_2	LCD_CS1		CORE_G ND	CORE_G ND	CORE_G ND	NC	IN_STR OBE	IP	NC		XVR_GN D	XVR_GN D	XVR_GN D
н	FM_LINE OUT_L	NC	NC	NC	GPIO_7		CORE_G ND	CORE_G ND	CORE_G ND	SDAT_3	TST_H	NC	NC		NC	XVR_GN D	XVR_GN D
J	V_LCD	GPO_3	NC	LCD_DA TA_1	LCD_RS		CORE_G ND	CORE_G ND	SDAT_1	SDAT_2	HST_TX D	NC	NC		NC	NC	NC
K	LCD_DA TA_0	NC	NC	NC	LCD_RD		CORE_G ND	CORE_G ND	SDAT_0	SSD_CLK	NC	HST_RX D	NC		NC	NC	NC
L	V_ANA	NC	BBPLL_T EST	NC	NC	·									BT_DVDD	XVR_AU XCLK_O	NC
М	V_USB	USB_DP	USB_DM	NC	CORE_GND	CORE_GND	CORE_GND	SSD_CMD	v_ммс	GPO_5	NC	NC	NC	NC	T_VOUT18	FM_IN	NC
N	VBAT_ABB	AUD_VCON	AU_HPL	NC	NC	AU_MIC_P	AU_LSR_N	AU_LSL_N	LINE_IN_L	NC	GPIO_3	GPIO_1	NC	NC	FM_IP		I2C2_SC L
P	VCOM_BAT	v_міс	AU_HPR	NC	AU_MIC_N	AU_LSR_P	AU_LSL_P	LINE_IN_R	NC	V_PAD	NC	GPO_0	NC	XVR_XTAL2	XVR_XTAL1	I2C2_SD A	BT_RF

Figure7-1. RDA5850 BGA Ball map (bottom view)

Table 7-1 RDA5850 Pins Description

Pin Name	I/O	Туре	Usage	Power	Ball
				Domain	No
LCD Parallel Interface	F.	1			
LCD_DATA_0	I/O	D	Data Bus	LCD	K1
LCD_DATA_1	I/O	D	Data Bus	LCD	J4
LCD_RS	0	D	Register Select	LCD	J5
LCD_RD	0	D	Read Strobe	LCD	K5
LCD_CS1	0	D	Chip Select	LCD	G5
External Memory Contr	oller	•			
M_SPI_CLK	0	D	CLK for SPI flash	MEM	A12
M_SPI_D0	I/O	D	Data0 for SPI flash	MEM	B12
M_SPI_D1	I/O	D	Data1 for SPI flash	MEM	A11
M_SPI_D2	I/O	D	Data2 for SPI flash	MEM	B11
M_SPI_D3	I/O	D	Data3 for SPI flash	MEM	B13
M_SPI_CS	0	D	Chip Select 0 for SPI flash	MEM	C12
I2C2				-	
I2C2_SCL	I/O	D	I2C2 Clock	STD	N17
I2C2_SDA	I/O	D	I2C2 Data	STD	P16
Memory Card Interface					
SSD_CLK	0	D	SD Clock	MMC	K10
SSD_CMD	I/O	D	SD Command	MMC	M8
SDAT_0	I/O	D	SD data bit 0	MMC	K9
SDAT_1	I/O	D	SD data bit 1	MMC	J9
SDAT_2	I/O	D	SD data bit 2	MMC	J10
SDAT_3	I/O	D	SD data bit 3	MMC	H10
Debug Host					
HST_RXD	l	D	Host data receive.	STD	K12
HST_TXD	0	D	Host data transmit.	STD	J11
KEYPAD				-	
KEYIN_0	I	D	Key matrix input line 0	STD	F2
KEYIN_1	I	D	Key matrix input line 1	STD	F5
KEYIN_2	I	D	Key matrix input line 2	STD	G4
KEYIN_3	I	D	Key matrix input line 3	STD	E4
KEYOUT_0	0	D	Key matrix output line 0	STD	D4
KEYOUT_1	0	D	Key matrix output line 1	STD	E5
KEYOUT_2	0	D	Key matrix output line 2	STD	F4
KEYOUT_3	0	D	Key matrix output line 3	STD	D5
KEYOUT_4	0	D	Key matrix output line 4	STD	F3

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Page 11 of 15

General Purpose I/O					
GPIO_1	I/O	D	GPIO 1	STD	N12
GPIO_3	I/O	D	GPIO 3	STD	N11
GPIO_4	I/O	D	GPIO 4	STD	B10
GPIO 7	I/O	D	GPIO 7	STD	H5
General Purpose Outpu	ıt	<u> </u>			
GPO_0	0	D	GPO 0	STD	P12
GPO_3	0	D	GPO 3	STD	J2
GPO_5	0	D	GPO 5	STD	M10
Miscellaneous Pins		<u> </u>			
TST_H	ID	D	Test Mode	ANALOG	H11
PLL_TEST	0	D	Digital CLK output for test	ANALOG	L3
USB					
USB_DM	I/O	Α	USB D-	ANALOG	М3
USB_DP	I/O	Α	USB D+	ANALOG	M2
AUDIO					
AU_MIC_P	I	Α	MIC input	ANALOG	N6
AU_MIC_N	I	Α	MIC input	ANALOG	P5
AU_HPL	0	Α	Headset output L	ANALOG	N3
AU_HPR	0	Α	Headset output R	ANALOG	P3
LINE_IN_L	I	Α	Stereo Line input	ANALOG	N9
LINE_IN_R	I	Α	Stereo Line input	ANALOG	P8
AU_LSL_P	0	Α	Loudspeaker Left Out +	ANALOG	P7
AU_LSL_N	0	Α	Loudspeaker Left Out -	ANALOG	N8
AU_LSR_P	0	Α	Loudspeaker Right Out +	ANALOG	P6
AU_LSR_N	0	Α	Loudspeaker Right Out -	ANALOG	N7
VCOM_BAT	I	Α	Common mode voltage	ANALOG	P1
AU_VCOM	I	Α	Common mode voltage	ANALOG	N2
FM					
FM_LINEOUT_R	0	Α	FM audio analog signal output R channel	FM	G2
FM_LINEOUT_L	0	Α	FM audio analog signal output L channel	FM	H1
FMIN	I	А	FM RF differential input	FM	M16
FMIP	<u> </u>	A	FM RF differential input	FM	N15
BT		<u> </u>			
BT_RF	0	А	Bluetooth RFIO	ВТ	P17
BT_DVDD	0	Α	Bluetooth DVDD	BT	L15
BT_VOUT18	0	Α	Bluetooth VOUT18	BT	M15
Power Management Co	ntrol				

0	Α	Analog IN for Test	TEST	G11
0	Α	Analog IP for Test	TEST	G12
I	Α	For chip test	TEST	E12
I	Α	For chip test	TEST	E13
I	Α	26MHz Crystal port Input	TEST	P15
0	Α	26MHz Crystal port Output	TEST	P14
I	Α	XVR test mode	TEST	F12
0	Α	CLK out test pint	TEST	L16
I	А	Power-on switch enable signal. Active High.	PMU	C10
I	А	Input from the AC charger or USB inlet	PMU	F10
0	Α	Charger drive	PMU	C8
I	A	Current Sens for Charger Control	PMU	C7
I	Α	Battery voltage ADC detect	PMU	E10
ı	Α	Battery connection detect	PMU	C9
0	А	DC/DC control	PMU	A9
0	Α	DC/DC control	PMU	A8
I	А	Selects V_MEM power supply ('0':2.8V, '1':1.8V).	PMU	C13
I	Α	High voltage input for OTP/EFUSE programming	PMU	E11
I	Α	LED driver current sink	PMU	C2
I	Α	LED driver current sink	PMU	C3
I	Α	Analog Battery Power Supply	ANALOG	N1
0	Α	Supplies BT	PMU	A10
I	Α	PMU Battery Power Supply	PMU	A1
I	Α	PMU Battery Power Supply	PMU	A2
0	Α	Supplies Core. Out for	PMU	В9
			DMI	Do
				B8
				A13
0	A	backup	PMU	L1
0	А	Supplies Standard PADs I/O ring. Out for decoupling / debug / backup	PMU	P10
		O A I A I A O A I A O A I A O A I A O A I A O A I A O A I A O A I A O A I A O A O A I A O A O A O A O A O A O A O A O A O A O	O A Analog IP for Test I A For chip test I A For chip test I A 26MHz Crystal port Input O A 26MHz Crystal port Output I A XVR test mode O A CLK out test pint I A Power-on switch enable signal. Active High. I A Input from the AC charger or USB inlet O A Charger drive I A Current Sens for Charger Control I A Battery voltage ADC detect I A Battery voltage ADC detect I A Battery connection detect O A DC/DC control O A DC/DC control I A Selects V_MEM power supply ('0':2.8V, '1':1.8V). I A High voltage input for OTP/EFUSE programming I A LED driver current sink I A LED driver current sink I A Supplies BT I A PMU Battery Power Supply O A Supplies BT I A PMU Battery Power Supply O A Supplies Core. Out for decoupling / debug / backup O A Supplies external SPI flash O A Supplies Standard PADs I/O ring. Out for decoupling / debug / backup O A Supplies Standard PADs I/O ring. Out for decoupling / debug / backup O A Supplies Standard PADs I/O ring. Out for decoupling / debug / backup	O A Analog IP for Test I A For chip test I A For chip test I A For chip test I A SeMHz Crystal port Input TEST O A 26MHz Crystal port Output TEST O A 26MHz Crystal port Output TEST I A XVR test mode TEST O A CLK out test pint TEST O A CLK out test pint TEST I A Power-on switch enable signal. Active High. I A Input from the AC charger or USB inlet O A Charger drive PMU TEST O A Charger drive PMU TEST I A Power-on switch enable signal. Active High. I A Input from the AC charger or USB inlet O A Charger drive PMU TEST O A CLK out test pint TEST TEST TEST TEST TEST TEST TEST TES

V_LCD	0	А	Supplies LCD PADs I/O ring and V_MEM output PAD	PMU	J1
V_MMC	0	Α	Supplies MMC PADs I/O ring	PMU	M9
			and V_MEM output PAD		
V_USB	0	Α	Supplies USB PHY. Out for	PMU	M1
	_	_	debug / backup / decoupling		
V_RTC	0	Α	Supplies RTC domain	PMU	E1
V_BAT_RTC	0	Α	Charges Backup CAP	PMU	E2
GROUND					
SW_GND		Α	DC/DC Switch GND	PMU	B5
SW_GND		Α	DC/DC Switch GND	PMU	B6
XVR_GND		Α	XVR_GND	PMU	A16
XVR_GND		Α	XVR_GND	PMU	B15
XVR_GND		Α	XVR_GND	PMU	C15
XVR_GND		Α	XVR_GND	PMU	D15
XVR_GND		Α	XVR_GND	PMU	E15
XVR_GND		Α	XVR_GND	PMU	F15
XVR_GND		Α	XVR_GND	PMU	G15
XVR_GND		Α	XVR_GND	PMU	G16
XVR_GND		Α	XVR_GND	PMU	G17
XVR_GND		Α	XVR_GND	PMU	H16
XVR_GND		Α	XVR_GND	PMU	H17
CORE_GND		Α	CORE_GND	PMU	G7
CORE_GND		Α	CORE_GND	PMU	G8
CORE_GND		Α	CORE_GND	PMU	G9
CORE_GND		Α	CORE_GND	PMU	H7
CORE_GND		Α	CORE_GND	PMU	H8
CORE_GND		Α	CORE_GND	PMU	H9
CORE_GND		Α	CORE_GND	PMU	J7
CORE_GND		Α	CORE_GND	PMU	J8
CORE_GND		Α	CORE_GND	PMU	K7
CORE_GND		Α	CORE_GND	PMU	K8
CORE_GND		Α	CORE_GND	PMU	M5
CORE_GND		Α	CORE_GND	PMU	M6
CORE_GND		Α	CORE_GND	PMU	M7

8 Change List

REV	DATE	AUTHOR	CHANGE DESCRIPTION
V1.0	May 8, 2012	Richard C	Initial version
V2.0	Jun 19, 2012	Richard C	Add Ball map
V2.1	Jun 20,2012	Richard C	Modified according to the latest schematics



anyever24@vip.qq.com +86-15889617160 Page 15 of 15