


Freeott GA-OTT
S C H E M A T I C Version 1.0

PAGE	DESCRIPTION
1	Title & Contents
2	Notes & Block Diagram
3	System Config
4	DDR3 Interface
5	External Bus Interface
6	HDMI & USB Interface
7	Peripheral:I2c,JTAG,UART,LED,PBSW
8	Decoupling
9	Power
10	WiFi
11	
12	
13	
14	
15	

Syabas Technology Inc.		
Title		
Size B	Document Number	Rev 1.0
Date: Monday, April 01, 2013 Sheet 1 of 9		

FreeOTT Block Diagram



Revision History:

Rev	Description	Date	Approved
1	Preliminary Release	2012/03/14	

Layout Notes:

1. Discrete (especially resistors) should be placed close to Large components which are on the same schematic page


NOTES, UNLESS OTHERWISE SPECIFIED:

- RESISTANCE VALUES IN OHMS.
- CAPACITANCE VALUES IN MICROFARADS.
- REFERENCE DESIGNATORS USED.
- ALL 0.1 uF CAPACITORS ARE DECOUPLING CAPS UNLESS OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED CIRCUITS THEY SHOULD BE PLACED NEAR.
- BOARD PROPERTIES:
 - FR-4 RoHS COMPLIANT MATERIAL PER IPC-4101/129 OR BETTER
 - ALL SIGNAL LAYERS - 0.5 OZ CU
 - PLANE LAYERS - 0.5 OZ CU
 - IMPEDENCE CONTROL:
 - 50 OHMS +/- 10% SINGLE ENDED TRACES
 - 60 OHMS +/- 10% SINGLE ENDED TRACES
 - 90 OHMS +/- 10% SINGLE ENDED TRACES
 - 100 OHMS +/- 10% DIFFERENTIAL TRACES
 - LAYER STACKUP:

Syabas Technology Inc.



Title		
Size B	Document Number	Rev 1.0
Date: Friday, June 21, 2013	Sheet 2 of 9	





DEBUG_EN	0	1
JTAG_CPU_SEL	Flash/GPIO	Local BUS
	0	1
	JTAG	Multi-ICE

System Pin	Default Value
TEST_MODE	0
DEBUG_EN	0
JTAG_CPU_SEL	1
VPD_PC	0

System Configuration


Ethernet Interface



Boot Pin	Reg Bit	SPI Flash Booting	NAND Flash Booting
MAC_TXD3	disp_c[4]	1	0
MAC_TXD2	disp_c[3]	BOOT_CFG[3:2] 2'b00: reserved	NAND row address 1=2 cycle 0=3 cycle
MAC_TXD1	disp_c[2]	2'b01: 16bit address, for SPI flash less than or equal to 64KB	1=16bit I/O 0=8bit I/O
MAC_TXD0	disp_c[1]	2'b10: 24bit address, for SPI flash in 128KB - 16MB	2'b11: reserved
		SPI speed mode 0:Low, 1.0MHz 1:High, 11.0MHz	NAND block size 1=large 0=small

Boot Pin	Reg Bit	Default Value
MAC_TXD3	disp_c[4]	1
MAC_TXD2	disp_c[3]	1
MAC_TXD1	disp_c[2]	0
MAC_TXD0	disp_c[1]	0


Boot Configuration



Syabas Technology Inc.





Title		
Size B	Document Number	Rev 1.0
Date:	Monday, April 01, 2013	Sheet 3 of 9



32P
CNC1800L

SM Interface



Syabas Technology Inc.



Title


Size
A

Document Number

Rev
1.0

Date: Monday, April 01, 2013

Sheet 5 of 9




USB - Layout Guidelines:

- Dp and Dn differential pairs should be routed on TOP or BOTTOM layer only.
- Match trace length of Dp and Dn differential pairs, 20 mils max within a pair, and 100 mils max between pairs.
- The length for the differential pairs should be less than 5 inches.
- Do not place more than 2 vias per trace, prefer zero.
- Never split the ground plane under differential pairs when routing.
- Route differential pairs above the GND plane.
- Differential impedance is 90 Ohms (7.5 mils trace width with 5.5 mils air gap) for USB
- Adjacent differential pairs should be separated by at least 3 times the trace width. (e.g. 5 mils trace, leave >15 mils between adjacent differential pairs)
- Stitch GND vias around each differential pair, but NOT between a given pair.
- Placement of USB needs to be in opposite side of the board from the HDMI circuitry

HDMI - Layout Guidelines:

- Differential pairs should be routed on TOP or BOTTOM layers only.
- Trace impedance: 100 ohm differential impedance to the ground plane.
- 5.5 mils trace width with 5 mil air gap on P/N pair.
- Match trace length of differential pairs, 20 mils max within a pair, and 100 mils max between pairs.
- Adjacent TX/RX differential pairs should be separated by more than 50 mils to each other.



Syabas Technology Inc.



Title

Size
B

Document Number

Rev
1.0

Date: Monday, April 01, 2013

Sheet 6 of 9

U100J

GPIO0	D23	GPIO0
GPIO1	D22	
GPIO2	D21	GPIO2
GPIO3	D20	
GPIO4	D19	
GPIO5	E23	GPIO5
GPIO6	E22	GPIO6
GPIO7	E21	GPIO7
GPIO8	E20	
GPIO9	E19	GPIO9
GPIO10	F22	GPIO10
GPIO11	F21	IR_IN
GPIO12	F20	
GPIO13	F19	
GPIO14	G19	
GPIO15	H19	

SPI_CS0#	J22	
SPI_CS1#	L21	
SPI_CLK	L22	
SPI_SDI	K22	
SPI_SDO	K23	

SDIO_CLK	N23	SD_CLK
SDIO_CMD	P22	SD_CMD
SDIO_WP	P23	
SDIO_DET	P21	SD_DET
SDIO_D0	R22	SD_D0
SDIO_D1	R21	SD_D1
SDIO_D2	P20	SD_D2
SDIO_D3	N20	SD_D3

SC_IO	L23	
SC_CLK	M21	
SC_DET	N22	
SC_RST#	M22	
SC_VEN#	N21	

UART0_RXD	AC8	UART0_RX
UART0_TXD	AB8	UART0_TX



36P
CNC1800L

U100D



TS1_D0	AB1	
TS1_D1	AC1	
TS1_D2	AB2	
TS1_D3	AC2	
TS1_D4	AB3	
TS1_D5	AA4	
TS1_D6	AB4	
TS1_D7	AC4	
TS1_CLK	AC5	
TS1_SYNC	AA6	
TS1_VALID	AB6	
TS1_ERROR	AB5	
I2C_SDA	AB7	
I2C_SCL	AC7	

14P
CNC1800L



GAME



UART0 PORT





RS232 Debug Use




Syabas Technology Inc.



Title		
Size A	Document Number	Rev 1.0
Date: Monday, April 01, 2013	Sheet 7 of 9	




5V @ 500mA




3.3V @ 1.2A

$$V_{out} = 0.6 \times (1 + (R1/R2))$$





1.5V @ 1.2A

$$V_{out} = 0.6 \times (1 + (R1/R2))$$



1.145V @ 1.2A

$$V_{out} = 0.6 \times (1 + (R1/R2))$$



Syabas Technology Inc.



Title		
Size B	Document Number	Rev 1.0
Date:	Tuesday, June 18, 2013	Sheet 9 of 9

