





















MT7620N Boot Up Strapping

Pin Name	Description	Value
WLED_N	DRAM_FROM_EE For non scan mode:	0: DRAM configuration from EEPROM 1: DRAM configuration from Auto Detect
ANT_TRN	DBG_JTAG_MODE	0: EPHY_LED 1: JTAG MODE
ANT_TRNB	XTAL_FREQ_SEL	0: 20MHz 1: 40MHz
{SPI_WP, SPI_HOLD}	DRAM_TYPE	01: DDR1 (CPU/3) TSOP Package 10: DDR2 (CPU/3) FBGA Package * 11: SDRAM (CPU/5) (LVTTL 3.3 V) TSOP Package
{SPI_MOSI SPI_CLK, TXD2, GPIO0 }	CHIP_MODE[3:0]	A vector to set chip function/test/debug modes. In non-test/debug operation, 0010: Normal mode (boot from SPI 3Byte Addr)

MediaTek Confidential

MediaTek		No.1, Dusing Rd. 1, Hsind Hsinchu,Taiwan 300, R.O.			86-3-56 86-3-578	
	Title	Config				
MEDIATEK	Size B	Document Number 23-Config.SCH	Drawn	ordan		Rev 3.3
	Date:	Friday, March 08, 2013	Sheet	10	of	14
2			1			

3



