

VDD10 External SWR=1.05V

VDD10 External SWR

Vout=0.6(1+R113/R116)=1V

Title: SA9800-A1 WiFi Module		
Size: B	Document Number: SYSTEM POWER	Rev:
Date: Thursday, March 06, 2014	Sheet 1 of 6	


SA9618_LQFP128
U54
8 pins SPI Flash
U27
U29
PCIE AC Coupling Caps
LED/Push Button Interface
R286,R287,C227 close DDR as possible
R280,R281,R282,R285, C230,C229 close DDR as possible
remove R350 while JTAG used
SA9800-A1 WiFi Module
SA9618
Thursday, March 06, 2014



PIN_M_A9 ck_mx_freq_sel[0] PIN_M_A10 ck_mx_freq_sel[1] PIN_M_A11 ck_mx_freq_sel[2]	ck_mx_freq_sel[2:0] (MHZ) 000: 156.25MHz 001: 193.75MHz 010: 181.25MHz 011: Reserved 100: Reserved 101: 125MHz 110: Reserved 111: 168.75MHz
PIN_M_A12 sel_40m	sel_40m 1=40MHZ 0=25MHZ(default)
PIN_M_A4 ENABLE_EXT_RSTN	ENABLE_EXT_RSTN 1=enable 0=disable
PIN_M_A16 ck_cpu_freq_sel[3] PIN_M_A15 ck_cpu_freq_sel[2] PIN_U0_TX ck_cpu_freq_sel[1]	ck_cpu_freq_sel[3:1] (MHZ) 000: 660 100: 620 001: Reserved 101: 580 010: Reserved 110: 540 011: Reserved 111: 500

PIN_M_A5 dbg_olt_mode[1] PIN_M_A6 dbg_olt_mode[0]	dbg_olt_mode[1:0] 00: EXT PHYmode 01: Analog PHYmode 10: en_olt_auto_test 11: strap_ctl_sys_dbg_sel(default)



pin name function name	function detail
PIN_M_A0 boot_sel[0] PIN_M_A1 boot_sel[1] PIN_M_A2 boot_sel[2]	boot_select[2:0] 000: SPI 100: ROM1 001: NOR 101: ROM2 010: NFBI 110: ROM3 011: NAND 111: ROM4
PIN_M_A8 DRAM_TYPE[1]	DRAM_TYPE[1] 1=DDR 0=SDR (Default)
PIN_M_A3 DRAM_TYPE[0]_INV	DRAM_TYPE[0]_INV 1=DDR1 0=DDR2 (Default)

Title: SA9800-A1 WiFi Module		
Size: B	Document Number: Strap pin	Rev:
Date: Thursday, March 06, 2014	Sheet 3 of 6	


RTL8192ER/RTL8188ER
U1
U2
ANT1
ANT2
X1
TRXP_S1
TRXN_S1
VD33PAD_S1
RXIP_S1
RXIN_S1
VD12_S1
TRXP_S0
TRXN_S0
VD33PAD_S0
RXIP_S0
RXIN_S0
VD12_S0
VD12_SYN
VD33_SYN
GND
PDn
NC
V33PCIe
HSIP
HSIN
REFCLK_P
REFCLK_N
HSOP
HSON
VD12PCIe
VDSPS33
XO
XI
VD33A
VD12A
CK_OUT
PAPE[1]
LED1 / ANT_SEL_N
ANT_SEL_2
VD12D
WAKEn
CLKREQn
PERSTN
GND_SPS
LX_SPS
PAPE[0] / TRXIP
TRSWP[0] / TRXIN
TRSWM[0] / TRXQP
TSTMODSEL / GPIO[6]
VD12D
VD33IO
VDIO_BTIO
SPS / LDO_SEL
GPIO[3] / BT_PRI
GPIO[2] / BT_STATE
ICFG[2] / GPIO[0]
ICFG[3] / GPIO[4]
ICFG[1] / GPIO[7]
LED0 / ANT_SEL_P / TRXQN
ICFG[0] / GPIO[5] / LED2
RF0 RXEN
GND ANT
RF1 /RXEN
GND XTALP
XTALP GND
VDD33
VDD33_RF
VD12D
PAVCC1
PAVCC0
ANT_SEL_P
ANT_SEL_N
CK_40M
LED_WLAN
WAKE#
PERSTB
CLK+_HOST
CLK-_HOST
CLK-_SLAVE
CLK+_SLAVE
HSON
HSOP
HSIN
HSIP
Power and Ground
PCI-E Interface
C25,C21 close to RTL8192E
RTL8192ER R1 : NC
RTL8188ER R1 : 1M
Title
SA9800-A1 WiFi Module
Size
Custom
Document Number
RTL8188ER
Rev
Date:
Thursday, March 06, 2014
Sheet
4
of
6



Title	SA9800-A1 WiFi Module	
Size: Custom	Document Number: Ping Descriptions	Rev
Date: Thursday, March 06, 2014	Sheet 5 of 6	