



A5S Power-On-Config (VD0 OUT0~15) VD0 OUT0 Boot Media Select 0: NAND flash 1: Reserved VD0_OUT[3:1]
Clock: iDSP / vDSP / DRAM
000: 126 / 108 / 300 MHz
001: 120 / 30 / 300 MHz 010: 108 / 108 / 240 MHz 011: 96 / 96 / 192 MHz 100: 117 / 108 / 300 MHz 101: 117 / 96 / 300 MHz 110: 117 / 108 / 240 MHz 111: 96 / 96 / 192 MHz VD0 OUT4 PLL_UNLOCK_TRIG_RESET
0: disable generating GRST when core PLL out of lock (default)
1: enable generating GRST when core PLL out of lock VD0 OUT5 NAND Flash Page Size 0: 512 Bytes 1: 2K Bytes _____ VD0_OUT6 NAND Read Confirm 0: No "Read Confirm" needed 1: Requirs "Read Confirm" _____ VD0 OUT7 Select ENET 0: disable 1: enable ______ VD0 OUT8 Boot Bypass 0: disable (no boot bypass) 1: enable _____ VD0 OUT9 Flash Fast Boot Mode 0: disable 1: enable _____ VD0 OUT10 IO Flash BOOT 0: USB 1: Flash _____ VD0 OUT11 Reserved Set to 0 VD0_OUT12 EMA Select Set to 0 _____ VD0 OUT13 ARM Sync Lock Mode 0: disable 1: enable _____ VD0 OUT14 ARM Mode Change Issue Reset 0: GRST_L not issued when switching between ARM sync/async modes 1: GRST L issued when switching between ARM sync/async modes _____ VD0 OUT15 RMII Select


A5S Power-On-Config Setting


A5S Power-On-Config (VD1_OUT0~15) VD1 OUT0 SPI Boot 0: USB / Flash 1: SPI _____ VD1 OUT1 HIF Enable 0: disable 1: enable host interface VD0 OUT2 Reserved Set to 0 _____ VD1 OUT3 HIF Type 0: Intel 1: Motorola VD1 OUT4 RDY Polarity
0: HIF RDY active low 1: HIF RDY active high VD1 OUT5 HIF Secure Mode 0: normal 1: secure mode _____ VD1 OUT6 Reserved Set to 0 _____ VD1_OUT7 **USB Clock Source Select** 0: choose internal clock for USBPHY 1: choose external clock for USBPHY VD1_OUT[9:8] Reserved Set to 0 ====== -----VD1_OUT[10] REF CLK for USB Set to 1 _____ VD1_OUT[11] Reserved Set to 0 VD1_OUT[12] Reserved Set to 0 VD1_OUT[14:13] SYS CONFIG 00: use power-on-config set on external pins 01: select pre-set option 1 10: select pre-set option 2 11: illegal VD1_OUT[15] Config Source Select 0: depends on that configured by VD1 OUT[14:13] 1: on-chip EEPROM (Efuse)

Note:

all GPIO pins(89 Pins) are in Hi-Z state during reset assertion and are initialized to be inputs.

System GPIO Table








Fixe HPC02AB See Light Electronic (ShenZhen) Limited


Fixe PC02AB Document Number C ASS Part - DDR AND SDIO


See Light Rev 02 905 Bhot 6 dol 1 17



























FPC座 27Pin PHO.3

Sensor型号为: OV9712



IDC_DATA SIDC_DATA IDC_CLK

