The Equipment Under Test (EUT) is a Speed Sensor which is mounted on a baseball bat and used to measure swing speed and swing radius. The EUT can operate while connected and controlled by an IOS device (Apple iphone) via Bluetooth radio link. The EUT can only support Bluetooth 4.0 BLE. The Bluetooth portion occupies frequency range of 2402MHz to 2480MHz (40 channels with channel spacing of 2MHz). The EUT is powered by a CR2032 3.0V Lithium battery.

The main components are described below:

- 1. U1 (CC2541) is a System-On-Chip (SOC) solution incorporating with Bluetooth 4.0 BLE Compliant radio, 8051 MCU, 8k RAM, CODEC and other I/O peripherals.
- 2. B241 (LFB182G45BG2D280) is the balance matching band-pass filter for the 2.4GHz ISM band.
- 3. C242 and L243 are components of the antenna matching network.
- 4. X1 (32MHz crystal) provides system clock for U1 (CC2541).
- 5. X2 (32.768kHz crystal) provides a slow clock for reducing operating energy.
- 6. U3 and U4 (ADXL377) are accelerometers for sensing motions.
- 7. BC1 is CR2032 3.0V Lithium battery.
- 8. U2 (TPS62730) is DC/DC converter provides 3.3V regulated power supply.
- 9. J2 is 2 character LCD display.
- 10.S1 is ON/OFF button.
- 11. D1 is green LED indicator.

**Bluetooth Portion** 

**Modulation Type: GFSK** 

**Antenna Type: Internal, Internal (PCB Trace)** 

Frequency Range: 2402MHz to 2480MHz, 2MHz channel spacing, 40 channels

Antenna Gain: 0dBi

Normal rated field strength: 91.8dBµV/m @ 3m

Maximum allowed field strength of production tolerance: +/-4dB

CC2541 Bluetooth 4.0 BLE Channel Table

Channel	Frequency (MHz)
1	2402
2	2404
3	2406
4	2408
5	2410
6	2412
7	2414
8	2416
9	2418
10	2420
11	2422
12	2424
13	2426
14	2428
15	2430
16	2432
17	2434
18	2436
19	2438
20	2440
21	2442
22	2444
23	2446
24	2448
25	2450
26	2452
27	2454
28	2456
29	2458
30	2460
31	2462
32	2464
33	2466
34	2468
35	2470
36	2472
37	2474
38	2476
39	2478
40	2480



# 2.4-GHz Bluetooth™ low energy and Proprietary System-on-Chip

Check for Samples: CC2541

#### **FEATURES**

- RF
  - 2.4-GHz Bluetooth low energy Compliant and Proprietary RF System-on-Chip
  - Supports 250-kbps, 500-kbps, 1-Mbps, 2-Mbps Data Rates
  - Excellent Link Budget, Enabling Long-Range Applications Without External Front End
  - Programmable Output Power up to 0 dBm
  - Excellent Receiver Sensitivity (-94 dBm at 1 Mbps), Selectivity, and Blocking Performance
  - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- Layout
  - Few External Components
  - Reference Design Provided
  - 6-mm × 6-mm QFN-40 Package
  - Pin-Compatible With CC2540 (When Not Using USB or I<sup>2</sup>C)
- Low Power
  - Active-Mode RX Down to: 17.9 mA
  - Active-Mode TX (0 dBm): 18.2 mA
  - Power Mode 1 (4-μs Wake-Up): 270 μA
  - Power Mode 2 (Sleep Timer On): 1 μA
  - Power Mode 3 (External Interrupts): 0.5 μA
  - Wide Supply-Voltage Range (2 V–3.6 V)
- TPS62730 Compatible Low Power in Active Mode
  - RX Down to: 14.7 mA (3-V supply)
  - TX (0 dBm): 14.3 mA (3-V supply)

- High-Performance and Low-Power 8051
   Microcontroller Core With Code Prefetch
- In-System-Programmable Flash, 128- or 256-KB
- 8-KB RAM With Retention in All Power Modes
- Hardware Debug Support
- Extensive Baseband Automation, Including Auto-Acknowledgment and Address Decoding
- Retention of All Relevant Registers in All Power Modes
- Peripherals
  - Powerful Five-Channel DMA
  - General-Purpose Timers (One 16-Bit, Two 8-Bit)
  - IR Generation Circuitry
  - 32-kHz Sleep Timer With Capture
  - Accurate Digital RSSI Support
  - Battery Monitor and Temperature Sensor
  - 12-Bit ADC With Eight Channels and Configurable Resolution
  - AES Security Coprocessor
  - Two Powerful USARTs With Support for Several Serial Protocols
  - 23 General-Purpose I/O Pins (21 × 4 mA, 2 × 20 mA)
  - I<sup>2</sup>C interface
  - 2 I/O Pins Have LED Driving Capabilities
  - Watchdog Timer
  - Integrated High-Performance Comparator
- Development Tools
  - CC2541 Evaluation Module Kit (CC2541EMK)
  - CC2541 Mini Development Kit (CC2541DK-MINI)
  - SmartRF™ Software
  - IAR Embedded Workbench™ Available

#### Microcontroller

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark of Bluetooth SIG, Inc..

ZigBee is a registered trademark of ZigBee Alliance.



#### **SOFTWARE FEATURES**

- Bluetooth v4.0 Compliant Protocol Stack for Single-Mode BLE Solution
  - Complete Power-Optimized Stack, Including Controller and Host
    - GAP Central, Peripheral, Observer, or Broadcaster (Including Combination Roles)
    - ATT / GATT Client and Server
    - SMP AES-128 Encryption and Decryption
    - L2CAP
  - Sample Applications and Profiles
    - Generic Applications for GAP Central and Peripheral Roles
    - Proximity, Accelerometer, Simple Keys, and Battery GATT Services
    - More Applications Supported in BLE Software Stack
  - Multiple Configuration Options
    - Single-Chip Configuration, Allowing Applications to Run on CC2541
    - Network Processor Interface for Applications Running on an External Microcontroller
  - BTool Windows PC Application for Evaluation, Development, and Test

#### **APPLICATIONS**

- 2.4-GHz Bluetooth low energy Systems
- · Proprietary 2.4-GHz Systems
- Human-Interface Devices (Keyboard, Mouse, Remote Control)
- Sports and Leisure Equipment
- Mobile Phone Accessories
- Consumer Electronics

#### CC2541 WITH TPS62730

- TPS62730 is a 2-MHz Step-Down Converter With Bypass Mode
- Extends Battery Lifetime by up to 20%
- Reduced Current in All Active Modes
- 30-nA Bypass Mode Current to Support Low-Power Modes
- RF Performance Unchanged
- · Small Package Allows for Small Solution Size
- CC2541 Controllable

#### **DESCRIPTION**

The CC2 1 is a power optimi ed true system on 1 chip SoC solution for both Bluetooth low energy and proprietary 2. Garage applications. It enables robust network nodes to be built with low total bill of material combines The CC2□□1 the excellent performance of a leading R transceiver with an industry standard enhanced □0□1 □ CU, in system programmable flash memory, □□□B RA□, and many other powerful supporting features and peripherals. The CC2 1 is highly suited for systems where ultralow power consumption is re uired. This is specified by various operating modes. Short transition times between operating modes further enable low power consumption.

The CC2 $\square$ 1 is pin compatible with the CC2 $\square$ 0 in the  $\square$ mm  $\square$  N $\square$ 0 package, if the USB is not used on the CC2 $\square$ 0 and the I²C extra I $\square$ 0 is not used on the CC2 $\square$ 1. Compared to the CC2 $\square$ 0, the CC2 $\square$ 1 provides lower R $\square$  current consumption. The CC2 $\square$ 1 does not have the USB interface of the CC2 $\square$ 0, and provides lower maximum output power in T $\square$  mode. The CC2 $\square$ 1 also adds a  $\square$ W I²C interface

The CC2 1 is pin compatible with the CC2 3 R CE optimi ed IEEE 02.1 5 oC.

The CC2 1 comes in two different versions CC2 1 12 12 , with 12 B and 2 B of flash memory, respectively.

 $\Box$ or the CC2 $\Box$ 1 block diagram, see  $\Box$ igure 1.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. □ailure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Block Diagram



#### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free air temperature range unless otherwise noted

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.□	V
Voltage on any digital pin		-0.3	VDD □ 0.3 ≤ 3.□	V
Input R□ level			10	dBm
Storage temperature range		-□0	12□	C
	All pins, excluding pins 2□ and 2□, according to human⊡body model, JEDEC STD 22, method A11□		2	kV
ESD <sup>2</sup>	All pins, according to human body model, JEDEC STD 22, method A11□		1	kV
	According to charged device model, JEDEC STD 22, method C101		□00	V

<sup>□□</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free air temperature range unless otherwise noted □

	MIN	NOM MAX	UNIT
Operating ambient temperature range, T <sub>A</sub>	-□0		C
Operating supply voltage	2	3.□	V

#### **ELECTRICAL CHARACTERISTICS**

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C and VDD  $\square$ 3 V,

#### 1 Mbps, GFSK, 250-kHz deviation, *Bluetooth* low energy mode, and 0.1% BER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		R□ mode, standard mode, no peripherals active, low □ CU activity		10.0		
		R□ mode, high gain mode, no peripherals active, low □ CU activity		20.2		A
		T□ mode, –20 dBm output power, no peripherals active, low □ CU activity		1 🗆 🗆		mA
		T□ mode, 0 dBm output power, no peripherals active, low □ CU activity		1□2		
I <sub>core</sub>	□□crystal oscillator off 32 sleep timer active RA□ and Power mode 2. Digital regul □□crystal oscillator off 32 timer active RA□ and regis  Power mode 3. Digital regul RA□ and register retention  □ □ CU activity 32 □ □	Power mode 1. Digital regulator on 1 RCOSC and 32 crystal oscillator off 32 OSC, POR, BOD and sleep timer active RA and register retention		2□0		
		Power mode 2. Digital regulator off		1		□A
		Power mode 3. Digital regulator off⊡no clocks⊡POR active□ RA□ and register retention		0.□		
		ow □ CU activity □32 □□ □ □ □ □ OSC running. No radio or peripherals. □ imited flash access, no RA□ access.				mA
		Timer 1. Timer running, 32 □ □ □ □ □ OSC used		□0		
		Timer 2. Timer running, 32 □ □ □ □ OSC used		□0		
	Peripheral current consumption	Timer 3. Timer running, 32 □ □ □ □ □ □ OSC used		□0		μA
peri	□ Adds to core current I <sub>core</sub> for each peripheral unit activated □	Timer □ Timer running, 32 □ □ □ □ □ OSC used		□0		
		Sleep timer, including 32.□□3 k□□RCOSC		0.□		
		ADC, when converting		1.2		mA

Product □older □inks□CC2541

<sup>2</sup> CAUTION: ESD sesnsitive device. Precautions should be used when handling the device in order to prevent permanent damage.



#### **GENERAL CHARACTERISTICS**

 $\Box$  easured on Texas Instruments CC2  $\Box$  1 E  $\Box$  reference design with T  $_A$   $\Box$  2  $\Box$  C and VDD  $\Box$  3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WAKE-UP AND TIMING					
Power mode 1 → Active	Digital regulator on, 1 RCOSC and 32 Crystal oscillator off. Start p of 1 RCOSC				μs
Power mode 2 or 3 → Active	Digital regulator off, 1 RCOSC and 32 Crystal oscillator off. Start p of regulator and 1 RCOSC		120		μs
Active → T□ or R□	Crystal ESR $\Box$ 1 $\Box$ $\Omega$ . Initially running on 1 $\Box$ $\Box$ $\Box$ RCOSC, with 32 $\Box$ $\Box$ $\Box$ OSC O $\Box$		□00		μs
	With 32 □ □ □ □ OSC initially on		1⊡0		μs
DotTo turneround	Proprietary auto mode		130		
R□IT□ turnaround	B⊡E mode		1⊡0		μs
RADIO PART				*	
R□ fre□uency range	Programmable in 1 □ □ steps	23□□		2	
Data rate and modulation format	2 bps, GS, T00k deviation 2 bps, GS, 320k deviation 1 bps, GS, 20k deviation 1 bps, GS, 100k deviation 00 kbps, S 20 kbps, GS, 100k deviation 20 kbps, S				

#### **RF RECEIVE SECTION**

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C, VDD  $\square$ 3 V, f<sub>c</sub>  $\square$ 2 $\square$ C  $\square$ 0  $\square$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 500-kHz De	viation, 0.1% BER			,	-
Receiver sensitivity			-□0		dBm
Saturation	BER □ 0.1 □		-1		dBm
Cochannel relection	Wanted signal at –□ dBm				dB
	□2 □ □ □ offset, 0.1 □ BER, wanted signal – □ □ dBm		-2		
In band blocking relection	□□□□offset, 0.1□ BER, wanted signal –□□dBm		3□		dB
	□□□□ or greater offset, 0.1□ BER, wanted signal –□□dBm		□1		
□re□uency error tolerance □	Including both initial tolerance and drift. Sensitivity better than –□□dBm, 2□0 byte payload. BER 0.1□	-300		300	k□□
Symbol rate error tolerance <sup>[2</sup> □	□ aximum packet length. Sensitivity better than–□□dBm, 2□0 byte payload. BER 0.1□	-120		120	ppm
2 Mbps, GFSK, 320-kHz De	viation, 0.1% BER			,	
Receiver sensitivity					dBm
Saturation	BER □ 0.1□				dBm
Cochannel relection	Wanted signal at –□ dBm		-12		dB
	□2 □ □ □ offset, 0.1 □ BER, wanted signal – □ □ dBm		-1		
In band blocking relection	□□ □ □ □ offset, 0.1 □ BER, wanted signal – □ dBm		3□		dB
	□□□□ or greater offset, 0.1□ BER, wanted signal –□□dBm		3□		
□re□uency error tolerance □	Including both initial tolerance and drift. Sensitivity better than −□□ dBm, 2□0 byte payload. BER 0.1□	-300		300	k□□
Symbol rate error tolerance <sup>[2</sup> □	□ aximum packet length. Sensitivity better than –□□ dBm, 2□0 byte payload. BER 0.1□	-120		120	ppm

 $<sup>\ \, \</sup>Box \Box \ \,$  Difference between center fre $\ \, \Box$ uency of the received R $\ \, \Box$  signal and local oscillator fre $\ \, \Box$ uency

Copyright © 2012–2013, Texas Instruments Incorporated

<sup>□2□</sup> Difference between incoming symbol rate and the internally generated symbol rate



## RF RECEIVE SECTION (continued)

easured on Texas Instru	ments CC2 $\Box$ 1 E $\Box$ reference design with T <sub>A</sub> $\Box$ 2 $\Box$ C, VDD $\Box$ 3 V, f <sub>c</sub>	□ 2□□0 □ □			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1 Mbps, GFSK, 250-kHz Dev	viation, <i>Bluetooth</i> low energy Mode, 0.1% BER				
Receiver sensitivity [3]	□ighigain mode				dBm
Receiver sensitivity	Standard mode				ubili
Saturation —	BER □ 0.1□				dBm
Cochannel relection	Wanted signal –□ dBm				dB
	□1 □□□offset, 0.1□ BER, wanted signal –□□dBm		-2		
In band blocking relection	□2 □ □ □ offset, 0.1 □ BER, wanted signal – □ □ dBm		2□		dB
III Dand blocking relection	□3 □ □ □ offset, 0.1 □ BER, wanted signal – □ □ dBm		3□		uБ
	□□ □ □ □ offset, 0.1 □ BER, wanted signal – □ dBm		33		
	□ inimum interferer level □ 2 G□□ tWanted signal –□□ dBm□		-21		
Out of band blocking relection	□ inimum interferer level ½ G□□, 3 G□□□Wanted signal –□□dBm□		<b>–</b> 2□		dBm
10.500011	□ inimum interferer level □ 3 G□□ tWanted signal –□□ dBm□		-		
Intermodulation	□inimum interferer level		-3□		dBm
□re □uency error tolerance □□□	Including both initial tolerance and drift. Sensitivity better than □□□dBm, 2□0 byte payload. BER 0.1□	-2□0		2□0	k□□
Symbol rate error tolerance	□ aximum packet length. Sensitivity better than –□ dBm, 2□0 byte payload. BER 0.1□	-=0		□0	ppm
1 Mbps, GFSK, 160-kHz De	viation, 0.1% BER				
Receiver sensitivity			-□1		dBm
Saturation	BER □ 0.1□		0		dBm
Cochannel relection	Wanted signal 10 dB above sensitivity level		-		dB
	□1 □□ □ offset, 0.1 □ BER, wanted signal – □ dBm		2		
In Thomal blooking ro Botion	□2 □□ □ offset, 0.1 □ BER, wanted signal – □□ dBm		2		٩D
In band blocking re ection	□3 □□ □ offset, 0.1 □ BER, wanted signal □+□□ dBm		2		dB
	□□□□ □□ offset, 0.1□ BER, wanted signal –□□ dBm		32		
□re □uency error tolerance □□□	Including both initial tolerance and drift. Sensitivity better than –□□ dBm, 2□0 byte payload. BER 0.1□	-200		200	k□□
Symbol rate error tolerance	□ aximum packet length. Sensitivity better than –□ dBm, 2□0 byte payload. BER 0.1 □	-□0		□0	ppm
500 kbps, MSK, 0.1% BER					
Receiver sensitivity					dBm
Saturation	BER □ 0.1□		0		dBm
Cochannel relection	Wanted signal –□ dBm		-		dB
	□1 □□ □ offset, 0.1 □ BER, wanted signal – □□ dBm		20		
In band blocking relection	□2□□□□offset, 0.1□ BER, wanted signal –□□dBm		2		dB
	□2□□□□offset, 0.1□ BER, wanted signal –□□dBm		2		
□re □uency error tolerance	Including both initial tolerance and drift. Sensitivity better than –□□ dBm, 2□0 byte payload. BER 0.1□	-1□0		1 🗆 0	k□□
Symbol rate error tolerance	□ aximum packet length. Sensitivity better than –□□ dBm, 2□0 byte payload. BER 0.1□	-=0		□0	ppm

3□	The receiver sensitivity setting is pr	ogrammable using a TI B⊑E stacl	k vendor⊡specific API command	d. The default value is standard
	mode.			

Results based on standard gain mode.

Difference between center frequency of the received Rq signal and local oscillator frequency

Difference between incoming symbol rate and the internally generated symbol rate

Results based on high gain mode.

2

30

---

-00

dB

dBm

dBm



#### **RF RECEIVE SECTION (continued)**

**PARAMETER TEST CONDITIONS** UNIT TYP MAX 250 kbps, GFSK, 160 kHz Deviation, 0.1% BER Receiver sensitivity .... \_\_\_ dBm Saturation BER □ 0.1□ 0 dBm -3 Cochannel relection Wanted signal Ⅲ☐ dBm dΒ □1 □□ □□ offset, 0.1 □ BER, wanted signal – □□ dBm 23 □2 □□ □ offset, 0.1 □ BER, wanted signal – □ □ dBm In band blocking relection 2 dB □2 □□ □ offset, 0.1 □ BER, wanted signal – □□ dBm 2 Including both initial tolerance and drift. Sensitivity better than −□□ dBm, **–**1 □0 1□0 k□□ □re □uency error tolerance □ 2□0 byte payload. BER 0.1□

□ easured on Texas Instruments CC2□□1 E□ reference design with T<sub>A</sub> □ 2□C, VDD □ 3 V, f<sub>c</sub> □ 2□□0 □ □

Symbol rate error tolerance <sup>□0□</sup>	□ aximum packet length. Sensitivity better than –□□ dBm, 2□0 byte payload. BER 0.1□	<b>-</b> □0 □	ppm
250 kbps, MSK, 0.1% BER			
Receiver sensitivity □1□			dBm
Saturation	BER □ 0.1□	0	dBm
Cochannel relection	Wanted signal Ⅲ☐ dBm	<b>-</b> □	dB
	□1 □□ □ offset, 0.1 □ BER, wanted signal – □ dBm	20	

<sup>□</sup>re □uency error tolerance Including both initial tolerance and drift. Sensitivity better than —□□ dBm, 2□0 byte payload. BER 0.1□ □ aximum packet length. Sensitivity better than —□□ dBm, 2□0 byte payload. BER 0.1□ □ ppm □ ALL RATES/FORMATS

Product □older □nks□CC2541

□2 □□ □ offset, 0.1 □ BER, wanted signal – □□ dBm

□2 □□ □ offset, 0.1 □ BER, wanted signal –□□ dBm

In band blocking relection

Spurious emission in R .

. Conducted measurement f □ 1 G □ □

Spurious emission in R $\square$ . Conducted measurement  $f \square 1 G \square \square$ 

Results based on standard gain mode.
 □□ Difference between center fre uency of the received R signal and local oscillator fre uency

<sup>☐0☐</sup> Difference between incoming symbol rate and the internally generated symbol rate

<sup>☐1☐</sup> Results based on high gain mode.



# RF TRANSMIT SECTION

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T $_\Delta$   $\square$ 2 $\square$ C, VDD  $\square$ 3 V and f $_c$   $\square$ 2 $\square$ C0  $\square$   $\square$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output power	Delivered to a single ended $\square 0$ Ω load through a balun using maximum recommended output power setting		0		dDm
	Delivered to a single ended $\square 0 \square \Omega$ load through a balun using minimum recommended output power setting		-23		dBm
Programmable output power range	Delivered to a single ended □0 Ω load through a balun using minimum recommended output power setting		23		dB
	f 🗆 1 G 🗆 🗆		- 2		dBm
Spurious emission conducted	f 🗆 1 G 🗆 🗆				dBm
measurement	Suitable for systems targeting compliance with worldwide radio fre uency regulations ETSI EN 300 32 EN 300 □ Class 2 Europe □ CC C□R□ Part 1 □ US□ and ARIB STD□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □				
Optimum load impedance	Differential impedance as seen from the R□ port □R□□P and R□□N□ toward the antenna		0 🗆 30		Ω

Designs with antenna connectors that require conducted ETSI compliance at  $\square$   $\square$  should insert an  $\square$  resonator in front of the antenna connector. Use a 1.  $\square$  inductor in parallel with a 1.  $\square$  capacitor. Connect both from the signal trace to a good R $\square$  ground.

#### **CURRENT CONSUMPTION WITH TPS62730**

□ easured on Texas Instruments CC2□□1 TPA□2□30 E□ reference design with T<sub>A</sub> □2□□C, VDD □3 V and f<sub>c</sub> □2□□0 □□□, 1 Mbsp, GFSK, 250-kHz deviation, Bluetooth™ low energy Mode, 1% BER □□

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current consumption	R $\square$ mode, standard mode, no peripherals active, low $\square$ CU activity, $\square$ CU at 1 $\square$ $\square$	100			
	R□ mode, high gain mode, no peripherals active, low □ CU activity, □ CU at 1 □ □ □				A
	T□ mode, –20 dBm output power, no peripherals active, low □CU activity, □CU at 1 □□□		13.1		mA
	T□ mode, 0 dBm output power, no peripherals active, low □CU activity, □CU at 1 □□□		1□3		

<sup>□ 0.1□</sup> BER maps to 30.□□ PER

#### 32-MHz CRYSTAL OSCILLATOR

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub> $\square$ 2 $\square$ C and VDD  $\square$ 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal fre□uency			32		
	Crystal fre⊡uency accuracy re⊡uirement □□		-=0		□0	ppm
ESR	E uivalent series resistance				□0	Ω
C <sub>0</sub>	Crystal shunt capacitance		1			р□
C	Crystal load capacitance		10		1□	р□
	Start⊡up time			0.2		ms
	Power⊡down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This re uirement is valid for all modes of operation. The need for power down guard time can vary with crystal type and load.	3			ms

 $\square$  Including aging and temperature dependency, as specified by  $\square$ 



#### 32.768-kHz CRYSTAL OSCILLATOR

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C and VDD  $\square$ 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal fre uency			32.□□□		k□□
	Crystal fre⊡uency accuracy re⊡uirement <sup>□</sup>		-□0		□0	ppm
ESR	E □uivalent series resistance			□0	130	kΩ
$C_0$	Crystal shunt capacitance			0.□	2	р□
C	Crystal load capacitance			12	1□	р□
	Start up time			0.□		S

 $<sup>\ \</sup>square \ \square$  Including aging and temperature dependency, as specified by  $\ \square \ \square$ 

#### 32-kHz RC OSCILLATOR

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C and VDD  $\square$ 3 V.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Calibrated fre ⊑uency <sup>□</sup>		32. □3		k□□
□re uency accuracy after calibration		□0.2□		
Temperature coefficient <sup>¹2□</sup>		0.□		□ ШС
Supply⊡oltage coefficient <sup>3</sup> □		3		□₩
Calibration time -		2		ms

- ☐ The calibrated 32k□RC oscillator fre uency is the 32□□□TA□fre uency divided by □□□
- □ □ re □ uency drift when temperature changes after calibration
- □ □ □ re □ uency drift when supply voltage changes after calibration
- When the 32 № □ RC oscillator is enabled, it is calibrated when a switch from the 1 □ □ □ RC oscillator to the 32 □ □ crystal oscillator is performed while S $\square$ EEPC $\square$ D.OSC32 $\square$ CA $\square$ DIS is set to 0.

#### 16-MHz RC OSCILLATOR

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C and VDD  $\square$ 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
□re□uency□□			1□		
Uncalibrated fre⊡uency accuracy			□1 □□		
Calibrated fre uency accuracy			□0.□□		
Start up time			10		μs
Initial calibration time [2]			□0		μs

- □□ The calibrated 1□□□□RC oscillator fre□uency is the 32□□□□TA□ fre□uency divided by 2.
  □□□ When the 1□□□□RC oscillator is enabled, it is calibrated when a switch from the 1□□□□RC oscillator to the 32□□□crystal oscillator is performed while  $S \equiv EEPC \equiv D.OSC \equiv PD$  is set to 0.

Product □older □nks□CC2541



#### **RSSI CHARACTERISTICS**

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T $_A$   $\square$ 2 $\square$ C and VDD  $\square$ 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BER	and 2 Mbps, GFSK, 500-kHz Deviation, 0.1% B	ER			
Useful RSSI range <sup>□□</sup>	Reduced gain by AGC algorithm				٩D
Oseiui RSSI range	□igh gain by AGC algorithm				dB
RSSI offset <sup>□</sup>	Reduced gain by AGC algorithm				dBm
RSSI oliset	□igh gain by AGC algorithm				авш
Absolute uncalibrated accuracy □□					dB
Step si⊡e ⊡SB value□			1		dB
All Other Rates/Formats				·	
Useful RSSI range <sup>□□</sup>	Standard mode				dB
Userui KSSI range	□igh gain mode				uБ
RSSI offset <sup>□</sup>	Standard mode				dD.m
RSSI oliset	□igh gain mode		10□		dBm
Absolute uncalibrated accuracy □□			□3		dB
Step si e ⊞SB value □			1		dB

<sup>☐</sup> Assuming CC2☐ E☐ reference design. Other R☐ designs give an offset from the reported value.

#### FREQUENCY SYNTHESIZER CHARACTERISTICS

 $\square$  easured on Texas Instruments CC2 $\square$ 1 E $\square$  reference design with T<sub>A</sub>  $\square$ 2 $\square$ C, VDD  $\square$ 3 V and f<sub>c</sub>  $\square$ 2 $\square$ 0  $\square$   $\square$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	At □1 □□ □ offset from carrier		–10□		
Phase noise, unmodulated carrier	At □3 □□ □ offset from carrier		-112		dBc⊞□
	At under offset from carrier		–11□		

#### **ANALOG TEMPERATURE SENSOR**

□ easured on Texas Instruments CC2□□1 E□ reference design with T<sub>A</sub> □ 2□□C and VDD □ 3 V

additional of texas motivations deciging with the zero and vbb as v									
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Output			1□□0		12 bit				
Temperature coefficient					□1				
Voltage coefficient	□ easured using integrated ADC, internal band app voltage		1		0.1 V				
Initial accuracy without calibration	reference, and maximum resolution		□10		C				
Accuracy using 1 point calibration					C				
Current consumption when enabled			0.□		mA				

#### **COMPARATOR CHARACTERISTICS**

 $T_A \ \Box \ 2 \ \Box C, \ VDD \ \Box \ 3 \ V. \ All \ measurement \ results \ are \ obtained \ using \ the \ CC2 \ \Box \ 1 \ reference \ designs, \ post \ calibration.$ 

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Common mode maximum voltage		VDD		V
Common mode minimum voltage		-0.3		
Input offset voltage		1		mV
Offset vs temperature		1 🗆		$\square V \square C$
Offset vs operating voltage				mV⊡V
Supply current		230		nA
□ysteresis		0.1□		mV

Product □older □inks□CC2541



#### **ADC CHARACTERISTICS**

 $T_A \square 2 \square C$  and  $VDD \square 3 V$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Input voltage	VDD is voltage on AVDD□ pin	0		VDD	V	
	External reference voltage	VDD is voltage on AVDD□ pin	0		VDD	V	
	External reference voltage differential	VDD is voltage on AVDD□ pin	0		VDD	V	
	Input resistance, signal	Simulated using □□□□clock speed		1		kΩ	
	□ullເscale signal □□	Peakɪtoːpeak, defines 0 dB□S		2.□□		V	
		Single ended input, □bit setting					
		Single ended input, □bit setting					
		Single ended input, 10 bit setting		□.3			
		Single ended input, 12 bit setting		10.3			
-NOD[1]	=6.00	Differential input, □bit setting				bits	
ENOB <sup>11</sup>	Effective number of bits	Differential input, □bit setting		□.3			
		Differential input, 10 bit setting		10			
		Differential input, 12 bit setting		11.□			
		10 bit setting, clocked by RCOSC					
		12 bit setting, clocked by RCOSC		10.□			
	Useful power bandwidth	□bit setting, both single and differential		0–20		k□□	
	•	Single ended input, 12⊡it setting, –□ dB□S□□		2			
「□D	Total harmonic distortion	Differential input, 12 bit setting, −□ dB□S □□		-00.0		dB	
		Single ended input, 12 bit setting		□0.2			
		Differential input, 12 bit setting		□□.3			
	Signal to nonharmonic ratio	Single ended input, 12 bit setting, −□ dB□S□□				dB	
		Differential input, 12 bit setting, - dB S					
C□RR	Common mode relection ratio	Differential input, 12 bit setting, 1 tk□□sine  to dB□S□ limited by ADC resolution				dB	
	Crosstalk	Single ended input, 12 bit setting, 1 k□ sine      dB□S□ limited by ADC resolution				dB	
	Offset	□idscale		-3		mV	
	Gain error			0.			
		12⊡bit setting, mean □□		0.0□			
ON□	Differential nonlinearity	12 bit setting, maximum □□		0.□		SE	
		12.bit setting, mean □□					
		12.bit setting, maximum □□		13.3		_	
N□	Integral nonlinearity	12 bit setting, mean, clocked by RCOSC		10		SE	
		12ibit setting, max, clocked by RCOSC		2 🗆			
		Single ended input, ⊡bit setting □□		3□□			
		Single ended input, □bit setting □□					
		Single ended input, 10⊡bit setting □□					
SINAD		Single ended input, 12 bit setting					
+T□D□N□	Signal to moise and distortion	Differential input, ⊡bit setting □□		□0.□		dB	
		Differential input, ⊡bit setting □□		□1.□			
		Differential input, 10 bit setting		□1.□			
		Differential input, 12 bit setting		□0.□		1	
		□bit setting		20			
		□bit setting		3□			
	Conversion time	10 bit setting		<u>J</u>		μs	

<sup>☐ □</sup> easured with 300 □ □ sine wave input and VDD as reference.

Copyright © 2012–2013, Texas Instruments Incorporated



# ADC CHARACTERISTICS (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power consumption			1.2		mA
Internal reference VDD coefficient					mV⅓
Internal reference temperature coefficient			0.□		mV1101C
Internal reference voltage			1.2□		V

#### **CONTROL INPUT AC CHARACTERISTICS**

 $T_A \ \Box - \Box 0 \ C$  to  $\Box \Box C$  , VDD  $\Box$  2 V to 3.  $\Box$  V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System clock, $f_{SYSC}$ $\Box$ $1 \Box f_{SYSC}$	The undivided system clock is 32 \cup when crystal oscillator is used. The undivided system clock is 1 \cup when calibrated 1 \cup RC oscillator is used.	1□		32	
RESET⊡N low duration	See item 1, <u>ligure 2</u> . This is the shortest pulse that is recogni <u>l</u> as a complete reset pin re <u>l</u> uest. Note that shorter pulses may be recogni <u>l</u> but do not lead to complete reset of all modules within the chip.	1			□s
Interrupt pulse duration	See item 2, □igure 2.This is the shortest pulse that is recogni⊡ed as an interrupt re□uest.	20			ns




Figure 2. Control Input AC Characteristics

12

Product □older □inks□CC2541



#### **SPI AC CHARACTERISTICS**

 $T_A = -10 \, \text{C}$  to  $100 \, \text{C}$ , VDD  $100 \, \text{C}$  V to  $100 \, \text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	000	□ aster, R□ and T□	2□0		
1	SC□ period	Slave, R□ and T□	2□0		ns
	SC□ duty cycle	□aster		□0□	
	CON Investo CO	□aster	□3		
2	SSN low to SC□	Slave	□3		ns
	00 to 00N high	□aster	□3		
3	SC□ to SSN high	Slave	□3		ns
	□ OSI early out	□ aster, load □ 10 p□			ns
	□ OSI late out	□ aster, load □ 10 p□		10	ns
	□ISO setup	□aster	□0		ns
	☐ISO hold	□aster	10		ns
	SC□ duty cycle	Slave		□0□	ns
10	□ OSI setup	Slave	3□		ns
11	□OSI hold	Slave	10		ns
	☐ISO late out	Slave, load □ 10 p□			ns
		□ aster, T□ only			
	Operating fre □uency	□ aster, R□ and T□			
		Slave, R□ only			
		Slave, R□ and T□			




Figure 3. SPI Master AC Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 4. SPI Slave AC Characteristics

#### **DEBUG INTERFACE AC CHARACTERISTICS**

 $T_A = -10 \, \text{C}$  to  $100 \, \text{C}$ , VDD  $12 \, \text{V}$  to  $3.1 \, \text{V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk⊡dbg</sub>	Debug clock fre⊡uency isee □igure □□				12	
t <sub>1</sub>	Allowed high pulse on clock see □igure □□		3□			ns
t <sub>2</sub>	Allowed low pulse on clock see □igure □□		3□			ns
t <sub>3</sub>	E□T□RESET□N low to first falling edge on debug clock see igure □□		1			ns
t□	□alling edge on clock to E□T□RESET□N high ⑤see □igure □□		□3			ns
t□	E□T□RESET□N high to first debug command isee □igure □□		□3			ns
t□	Debug data setup เsee □igure □□		2			ns
t□	Debug data hold isee □igure □□					ns
t□	Clockitoidata delay isee □igure □□	□oad □ 10 p□			30	ns




Figure 5. Debug Clock - Basic Timing

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 6. Debug Enable Timing




Figure 7. Data Setup and Hold Timing

#### **TIMER INPUTS AC CHARACTERISTICS**

 $T_A \ \Box - \Box 0 \ \Box C$  to  $\Box \Box \Box C, \ VDD \ \Box \ 2 \ V$  to  $3. \ \Box \ V$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input capture pulse duration	Synchronicers determine the shortest input pulse that can be recogniced. The synchronicers operate at the current system clock rate 🗓 🗆 🗆 or 32 🗆 🖂	1.□			t <sub>SYSC□□</sub>

Copyright © 2012–2013, Texas Instruments Incorporated



#### **DC CHARACTERISTICS**


 $T_A \square 2 \square C$ , VDD  $\square 3 V$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
□ogici0 input voltage				0.□	V
□ogic¹ input voltage		2. 🗆			V
□ogici0 input current	Input e□uals 0 V	-□0		□0	nA
□ogic input current	Input e□uals VDD	-□0		□0	nA
I opin pullup and pulldown resistors			20		kΩ
□ogici0 output voltage, □□mA pins	Output load □mA			0.□	V
□ogic¹ output voltage, □mA pins	Output load □mA	2. 🗆			V
□ogici0 output voltage, 20 □mA pins	Output load 20 mA			0.□	V
□ogicଘ output voltage, 20 mA pins	Output load 20 mA	2.□			V

#### **DEVICE INFORMATION**

#### **PIN DESCRIPTIONS**

The CC2□□1 pinout is shown in □igure □ and a short description of the pins follows.



NOTE The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

Figure 8. Pinout Top View

#### www.ti.com

#### **PIN DESCRIPTIONS**

PIN NAME	PIN	PIN TYPE	DESCRIPTION
AVDD1	2	Power analog □	2Ū-3.□V analog power supply connection
AVDD2	2□	Power analog	2Ū/–3.□V analog power supply connection
AVDD3	2□	Power analog	2Ū/–3.□V analog power supply connection
AVDD□	2 🗆	Power ⊡analog □	2.∇-3.□V analog power supply connection
AVDD□	21	Power analog □	2Ū-3.□V analog powersupply connection
AVDD□	31	Power analog □	2Ū-3.□V analog powersupply connection
DCOUP	□0	Power digital □	1. □V digital power supply decoupling. Do not use for supplying external circuits.
DVDD1	3□	Power	2. V-3. □V digital power supply connection
DVDD2	10	Power digital □	2. V – 3. □ V digital power supply connection
GND	1	Ground pin	Connect to GND
GND		Ground	The ground pad must be connected to a solid ground plane.
NC		Unused pins	Not connected
P0 =0	1 🗆	Digital I®	Port 0.0
P0 🗆 1	1 🗆	Digital I®	Port 0.1
P0 2	1 🗆	Digital IIO	Port 0.2
P0 3	1 🗆	Digital I®	Port 0.3
P0 🗆	1 🗆	Digital IIO	Port 0.
PO	1 🗆	Digital IIO	Port 0.□
P0 ==	13	Digital IIO	Port 0.
PO	12	Digital IIO	Port 0.
P1 0	11	Digital I®	Port 1.0 – 20 mA drive capability
P1 1		Digital I®	Port 1.1 – 20 mA drive capability
P1 1 2		Digital I®	Port 1.2
P1 🗆 3		Digital I®	Port 1.3
P1 🗆		Digital IIO	Port 1.
P1		Digital IIO	Port 1.
P1	3 🗆	Digital IIO	Port 1.
P1	3 🗆	Digital IIO	Port 1.
P2 0	3□	Digital I®	Port 2.0
P2□1 DD	3□	Digital IIO	Port 2.1 □debug data
P2 DC	3□	Digital IIO	Port 2.2 □debug clock
P2 3 0	33	Digital I.O, Analog I.O	Port 2.3/32kOSC
OSC32		J , ,	
P2	32	Digital I:O, Analog I:O	Port 2. 32. 00 k 0 0SC
RBIAS	30	Analog IIO	External precision bias resistor for reference current
RESET□N	20	Digital input	Reset, active⊡ow
RUN	2□	RDIO	Negative R□ input signal to □NA during R□ Negative R□ output signal from PA during T□
RUIP	2□	R IO	Positive R□ input signal to □NA during R□ Positive R□ output signal from PA during T□
SC	2	I <sup>2</sup> C clock or digital I <sup>™</sup>	Can be used as I <sup>2</sup> C clock pin or digital I <sup>™</sup> O. □eave floating if not used. If grounded disable pull up
SDA	3	I <sup>2</sup> C clock or digital I <sup>™</sup>	Can be used as I <sup>2</sup> C data pin or digital I⊡0. □eave floating if not used. If grounded disable pull up
□OSC□□1	22	Analog IIO	32. □□ crystal oscillator pin 1 or external clock input
□OSC□□2	23	Analog IIO	32 🗆 🗆 crystal oscillator pin 2

Product □older □inks□CC2541



#### **BLOCK DIAGRAM**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.




Figure 9. CC2541 Block Diagram



#### **BLOCK DESCRIPTIONS**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.

#### **CPU and Memory**

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses □SFR, DATA, and C□DE⊞DATA□ a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and  $D\Box A$  controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRA $\Box$ , flash memory, and  $\Box RE \Box \Box SFR$  registers. It is responsible for performing arbitration and se $\Box$ uencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 9 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into DATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the □DATA memory spaces. The SRA□ is an ultralow-power SRA□ that retains its contents even when the digital part is powered off □power mode 2 and mode 3□

The **128/256 KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the  $C \square DE$  and  $\square DATA$  memory spaces.

#### **Peripherals**

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User  $\square$ uide for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the  $\Box$ DATA memory space, and thus has access to all physical memories. Each channel trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count is configured with D $\Box$ A descriptors that can be located anywhere in memory.  $\Box$  any of the hardware peripherals  $\Box$ AES core, flash controller, USARTs, timers, ADC interface, etc.  $\Box$  can be used with the D $\Box$ A controller for efficient operation by performing data transfers between a single SFR or  $\Box$ RE $\Box$  address and flash  $\Box$ SRA $\Box$ .

Each CC2541 contains a uni ue 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specification.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I and sleep timer interrupt requests are serviced even if the device is in a sleep mode power modes 1 and 2 by bringing the CC2541 back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform incircuit debugging and external flash programming elegantly.

The **I/O** controller is responsible for all general-purpose I pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I pins can choose between two different I pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.  $\square$ 8-k $\square$ 0 crystal oscillator or an internal 32.  $\square$ 53-k $\square$ 0 RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1 or mode 2.

A built-in **watchdog timer** allows the CC2541 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

Copyright © 2012-2013, Texas Instruments Incorporated



**Timer 1** is a 1 □-bit timer with timer counter PW□ functionality. It has a programmable prescaler, a 1 □-bit period value, and five individually programmable counter capture channels, each with a 1 □-bit compare value. Each of the counter capture channels can be used as a PW□ output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

**Timer 2** is a 40-bit timer. It has a 1 □-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received transmitted or the exact time at which transmission ends. There are two 1 □-bit output compare registers and two 24-bit overflow compare registers that can be used to give exact timing for start of R □ or T □ to the radio or general interrupts.

**Timer 3 and timer 4** are 8-bit timers with timer ©ounter ⊕W□ functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PW□ output.

**USART 0 and USART 1** are each configurable as either an SPI master slave or a UART. They provide double buffering on both  $R \square$  and  $T \square$  and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using  $SC \square$  directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **AES** encryption/decryption core allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports  $EC \square$ ,  $C \square C$ ,  $CF \square$ ,  $\Box F \square$ , CTR, and  $C \square C \square AC$ , as well as hardware support for  $CC \square$ .

The **ADC** supports  $\Box$  to 12 bits of resolution with a corresponding range of bandwidths from  $30-k\Box$  to  $4-k\Box$ , respectively. DC and audio conversions with up to eight input channels  $\Box$  controller pins $\Box$  are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a single-ended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a se $\Box$ uence of channels.


The  $I^2C$  module provides a digital peripheral connection with two pins and supports both master and slave operation.  $I^2C$  support is compliant with the  $N \square P$   $I^2C$  specification version 2.1 and supports standard mode  $\square p$  to 100 kbps $\square$  and fast mode  $\square p$  to 400 kbps $\square$  In addition,  $\square$ -bit device addressing modes are supported, as well as master and slave modes.


The ultralow-power **analog comparator** enables applications to wake up from  $P \square 2$  or  $P \square 3$  based on an analog signal.  $\square$ oth inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the  $I \square \square$  controller interrupt detector and can be treated by the  $\square CU$  as a regular  $I \square \square$  pin interrupt.


20





#### TYPICAL CHARACTERISTICS



















Table 1. Output Power<sup>(1)(2)</sup>

TXPOWER Setting	Typical Output Power (dBm)
0xE1	0
0xD1	-2
0xC1	-4
0x□1	-0
0xA1	-8
0x91	-10
0x81	-12
0x□1	-14
0x□1	-1□
0x51	-18
0x41	-20
0x31	-23

<sup>□□□ □</sup> easured on Texas Instruments CC2541 E□ reference design with T<sub>A</sub> □ 25 □C, VDD □ 3 V and f<sub>c</sub> □ 2440 □□□ See SWRU191 for recommended register settings.

<sup>□</sup>2 □ 1 □bsp, □FS □, 250-k□ □deviation, □luetooth□ low energy mode, 1□ □ER




#### **Table 2. Output Power and Current Consumption**

Typical Output Power (dBm)	Typical Current Consumption (mA) <sup>(1)</sup>	Typical Current Consumption With TPS62730 (mA) <sup>(2)</sup>
0	18.2	14.3
-20	1□8	13.1

- □□ □ easured on Texas Instruments CC2541 E□ reference design with  $T_A$  □ 25 □C, VDD □ 3 V and  $f_c$  □ 2440 □□□ See SWRU191 for recommended register settings.
- □ □ easured on Texas Instruments CC2541 TPS □ 2 □ 30 E □ reference design with T<sub>A</sub> □ 25 □ C, VDD □ 3 V and f<sub>c</sub> □ 2440 □ □□ See SWRU191 for recommended register settings.

#### **TYPICAL CURRENT SAVINGS WHEN USING TPS62730**

current savings that can be achieved using the combo board.



Temperature

Temperature


The application note SWRA3 5 has information regarding the CC2541 and TPS 2 30 combo board and the

Copyright © 2012–2013, Texas Instruments Incorporated



#### APPLICATION INFORMATION

Few external components are re uired for the operation of the CC2541. A typical application circuit is shown in Figure 22.



□□32-k□□crystal is mandatory when running the □LE protocol stack in low-power modes, except if the link layer is in the standby state ☑vol. ☐ Part ☐ Section 1.1 in ☐ Ⅲ

N□TE: Different antenna alternatives will be provided as reference designs.

Figure 22. CC2541 Application Circuit

Table 3. Overview of External Components (Excluding Supply Decoupling Capacitors)

Component	Description	Value
C401 Decoupling capacitor for the internal 1.8-V digital voltage regulator		1 □F
R301	Precision resistor □1 □ , used for internal biasing	5□ kΩ

#### Input/Output Matching

Submit Documentation Feedback

When using an unbalanced antenna such as a monopole, a balun should be used to optimi e performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2541E ... for recommended balun.



#### Crystal

An external 32-\colorystal, \colorystal, with two loading capacitors \colorystal and C231\colors used for the 32-\colorystal oscillator. See 32-\colorystal \colorystal \colorystal \colorystal \colors CRYSTAL \colors CILLAT\color R for details. The load capacitance seen by the 32-\colorystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{parasitic}$$

□TAL2 is an optional 32.□8-k□□ crystal, with two loading capacitors □C321 and C331□used for the 32.□8-k□□ crystal oscillator. The 32.□8-k□□ crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.□8-k□□ crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{parasitic}$$

A series resistor may be used to comply with the ESR requirement.

#### On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator re □uires a decoupling capacitor □C401 □ for stable operation.

#### **Power-Supply Decoupling and Filtering**

Proper power-supply decoupling must be used for optimum performance. The placement and sile of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.

#### References

- 3. Current Savings in CC254x Using the TPS 2 30 SWRA3 5

#### **Additional Information**

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standard-based wireless applications for use in industrial and consumer applications.  $\Box$ ur selection includes RF transceivers, RF transmitters, RF front ends, and System-on-Chips as well as various software solutions for the sub-1- and 2.4- $\Box$ fre $\Box$ uency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E □nline Community provides technical support forums, videos and blogs, and the chance to interact with fellow engineers from all over the world.

With a broad selection of product solutions, end application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio. We make RF easy□

The following subsections point to where to find more information.

Copyright © 2012-2013, Texas Instruments Incorporated



#### Texas Instruments Low-Power RF Web Site

16	skas ilistruments Low-Power RF Web Site
	Forums, videos, and blogs
	RF design help
	E2E interaction
Jo	in us today at www.ti.com@prf-forum.

#### **Texas Instruments Low-Power RF Developer Network**

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

	RF circuit, low-power RF, and □ig□ee□ design services
	Low-power RF and $\Box ig \Box ee$ module solutions and development tools
	RF certification services and RF circuit manufacturing
Ne	ed help with modules, engineering services or development tools

Search the Low-Power RF Developer Network tool to find a suitable partner. www.ti.com/lprfnetwork

# Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps you up-to-date on new products, news releases, developers news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on www.ti.com@prfnewsletter

#### **REVISION HISTORY**

Ch	anges from Original (January 2012) to Revision A	Page
	Changed data sheet status from Product Preview to Production Data	1
Ch	anges from Revision A (February 2012) to Revision B	Page
	Changed the Temperature coefficient Unit value From: mV □C To: □0.1 □C	10
	Changed Figure 22 text From: □ptional 32-k□□Crystal To: 32-k□□Crystal	24
Ch	anges from Revision B (August 2012) to Revision C	Page
	Changed the ⊡nternal reference voltage ☐TYP value From 1.15 V To: 1.24 V	12
	Changed pin □□SC□□1 Pin Type From Analog □ To: Analog I□□, and changed the Pin Description	1
	Changed pin □□SC□□2 Pin Type From Analog □ To: Analog I□□	1
Ch	anges from Revision C (November 2012) to Revision D	Page
	Changed the RF TRANS□IT SECTI□N, □utput power TYP value From: –20 To: –23	8
	Changed the RF TRANS□IT SECTI□N, Programmable output power range TYP value From: 20 To: 23	8
	Added row 0x31 to Table 1	22

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



18- ct-2013

# PACKAGING INFORMATION

	Samples	Samples	Samples	Samples	Samples
Seisla Mocina	Device marning ⊈5□	CC2541 F128	CC2541 F128	CC2541 F25□	CC2541 F25□
(3°) amot ao	Ob Temp ( C)				
MCI Doot Town		Level-3-200-108	Level-3-200-108	Level-3-2_0C-1_8_R	Level-3-2_0C-1_8_R
doinia II alboo I		CUINIPDAU CUINIPDAUAC	CU™IPDAU □ CUNIPDAUA□	CUINIPDAU CUINIPDAUAC	CUINIPDAU CUINIPDAUAC
2010		□reen □Ro □S □no Sb □r	□reen⊞Ro□S □noSb⊞r□	reen_Ro S  noSb_r	□reen □Ro□S □no Sb □r□
000/000	rackage Qty	R□A 40 2500	250	R□A 40 2500	250
2	2	40	40	40	40
0204000	Drawing	R□A	R□A 40	R□A	R□A 40 250
T oxolog	Status Fachage Type Fachage Eco Figure 10	N∃□N	N⊒□N	N∃□N	N⊒□N
Chotin	olalus d	ACTIVE	ACTIVE	ACTIVE	ACTIVE
	Order able Device	CC2541F128R□AR	CC2541F128R□AT	CC2541F25GRDAR	CC2541F25⊡R□AT

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: The asian nounced that the device will be discontinued, and a difetime-buy period is in leffect.

NRND: Notirecommended for new designs. Device its in production to support existing customers, but I I does not recommend using this part in a new design.

PREVIEW: Device has been announced but its not in production. Samples may or may not be available.

**OBSOLETE:** The adiscontinued the production of the device.

information@and@additional@roduct@ontent@etails.

TBD: The Pb-Free □ reen conversion plan has not been defined.

Pb-Free (RoHS):ITIsIterms⊞ead-Free⊡or⊞Pb-Free⊡mean/semiconductor/products/that/are/compatible/with/the/current/Ro⊏Sire/uirements/for/all⊞substances,including/the/ire/uirement/that Pb-Free (RoHS Exempt): This component has a Ro Sexemption for either d Thead-based flip-chip solder bumps used between the idie and package, or 2 Thead-based Tdie adhesive used between Green (RoHS & no Sb/Br): IT defines III rem Ito mean IPb-Free IRo IS compatible Jand free of II romine III rand Antimony ISb Ibased flame retardants III ror ISb do not exceed 0.1 In by weight lead not exceed 0.1 = by weight in homogeneous materials. Where designed to be soldered at high temperatures, THPb-Free products are suitable for use in specified lead-free processes the die and leadframe. The component is otherwise considered Pb-Free TRo I Scompatible Tas defined above.

 $^{(3)} \square$  SL,  $\mathbb P$ eak $\mathbb T$ emp. $\mathbb D$ The $\mathbb D$ oisture $\mathbb S$ ensitivity $\mathbb D$ evel $\mathbb T$ ating according to the  $\mathbb D$ EDEC industry istandard idlassifications, and  $\mathbb D$ eak  $\mathbb S$ older itemperature.

in homogeneous material

(4) There imay be additional imarking, which irelates to ithe logo, ithe lot itrace code information, or ithe environmental category on ithe device.

(5) □ ultiple Device □ arkings will be inside parentheses. □ nly one Device □ arking contained in parentheses and separated by a □ will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device arking for that device.


<sup>(6)</sup>Lead⊡all Finish∃⊡rderableƊevices™ayՌave™ultiple™aterial finish Options. Finish Options are Separated by a vertical ruled line. Lead ⊡all Finish values may wrap to two lines if the finish value@xceeds\_the\_maximum\_column\_width



18- ct-2013

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better information from third parties. It has taken and Important Information and Disclaimer: The information provided on this page represents TI is knowledge and belief as of the date that it its provided. It bases its knowledge and belief on information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical specifical and chemicals. Trand IT suppliers consider certain thormation to be proprietary, and thus CAS numbers and other timited information may not be available for release.

Inno event shall This illability arising out of such information exceed the total purchase price of the Theart shall This illability arising out of such information exceed the total purchase price of the Theart shall This illability arising out of such information exceed the total purchase price of the Theart shall arising out of such information exceed the total purchase price of the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the total purchase in the Theart shall be such as the Theart



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

  See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



## RHA (S-PVQFN-N40)


#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-4/U 12/12

NOTES: A. All linear dimensions are in millimeters



# RHA (S-PVQFN-N40)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries ITI reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD4, latest issue, and to discontinue any product or service per JESD48, latest issue. Duyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products also referred to herein as components are sold subject to TIS terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms and conditions of sale of semiconductor products. Testing and other <code>\\_uality</code> control techni\\_ues are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of \( \text{uyers} \text{\text{products}}\) and applications using TI components. To minimi\( \text{the risks}\) associated with \( \text{uyers} \text{\text{products}}\) and applications, \( \text{uyers}\) should provide ade \( \text{uate}\) design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

□uyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related re □uirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. □uyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous conse □uences of failures, monitor failures and their conse □uences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. □uyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI so goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authori⊡ed for use in FDA Class III or similar life-critical medical e □uipment □unless authori □ed officers of the parties have executed a special agreement specifically governing such use.

□nly those TI components which TI has specifically designated as military grade or ⊡enhanced plastic □are designed and intended for use in military □aerospace applications or environments. □uyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the □uyer s risk, and that □uyer is solely responsible for compliance with all legal and regulatory re □uirements in connection with such use.

TI has specifically designated certain components as meeting IS $\Box$ TS1 $\Box$ 949 re $\Box$ uirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet IS $\Box$ TS1 $\Box$ 949.

#### Products Applications

Audio www.ti.com@udio Automotive and Transportation www.ti.com@utomotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com@ommunications **Data Converters** Computers and Peripherals dataconverter.ti.com www.ti.com@omputers DLP□ Products Consumer Electronics www.dlp.com www.ti.com@onsumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com@nergy

Clocks and Timers www.ti.comiclocks Industrial www.ti.comimdustrial Interface interface.ti.com edical www.ti.comimedical Logic logic.ti.com Security

Power □gmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

□icrocontrollers microcontroller.ti.com Video and Imaging www.ti.com\vec{v}ideo

RFID <u>www.ti-rfid.com</u>

□□AP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com.wirelessconnectivity</u>