


Title			PVW1 BS_VB		
Size	A3	Number		Revision	
Date:	2017/5/14	File:	E:\PVW1	Sheet of	1
File: E:\PVW1\PVW1 BS_VB\PVW1 BS_VB.dwg					



1

2

3

4

A

B

C

D

A

B

C

D

U1B

[MT7628K]
1.8V for DDR1_KGD(Default)

DDR_IO_1V8

66
67
78
79

DDR_IO_1V8D_1
DDR_IO_1V8D_2
DDR_IO_1V8D_3
DDR_IO_1V8D_4

DDR_VREF

C57
0.1uF

C58
0.1uF

GND

GND

MT7688K

73
76
77

DDR_IO_VREF_1
DDR_IO_VREF_2
DDR_IO_VREF_3

61
62
63

DDR_IO_VSS_1
DDR_IO_VSS_2
DDR_IO_VSS_3

GND

DDR_IO_1V8

R13
1K 1%

C55
0.1uF

R14
1K 1%

C56
0.1uF

GND

DDR_VREF

DDR_VREF


DDR_IO_1V8


C59
2.2uF














C60
0.1uF


C61
0.1uF

GND













Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)






Title			
P200			
Size	Document Number		Rev
C	BCM5241_PHY		V2.0
Date:	Saturday, May 13, 2017	Sheet	5 of 8



Title			
P200			
Size	Document Number	Rev	
C	PLC_Filter	V2.0	
Date	Saturday, May 13, 2017	Sheet	6 of 8



Title			P200	
Size	Document	Number	Rev	
C	DC-DC		V2.0	
Date	Saturday, May 13, 2017		Sheet	8 of 8