## **Technical Description**

## The brief circuit description is listed as below:

- 1) U1 acts as a WI-FI Module (WNZ7915).
- 2) U2/U3 acts as a Bluetooth Module (CC2541/CC2590).
- 3) U4/U6 acts as a LDO Regulator (RT9058/RT9193).
- 4) U5 acts as a step-down DC-DC Converter (RT8059).
- 5) U8 acts as a Camera DSP (SPCA6350M).
- 6) U13 acts as a MCU (ST864).
- 7) Y1/Y2 act as a Crystal for U8.
- 8) Y3/Y4 act as a Crystal for U2/U3.
- 9) Y5 acts as a Crystal for U1.

## WiFi Module

Antenna Type: Internal, Integral

Antenna Gain: 1.0dBi

Operating mode	Nominal Conducted Power	Production Tolerance
802.11b	14.5 dBm	+/- 3dB
802.11g	22.1 dBm	+/- 3dB
802.11n (HT20)	22.8 dBm	+/- 3dB

### Bluetooth Module

Antenna Type: Internal, Integral

Antenna Gain: 2.555dBi

Operating mode	Nominal	Production
	Radiated	Tolerance
	Power	
Bluetooth 4.0 BLE	105.9 dBµV/m at 3n	n +/- 3dB

www.ti.com SWRS080-SEPTEMBER 2008

## 2.4-GHz RF Front End, 14-dBm output power

#### **FEATURES**

- Seamless Interface to 2.4-GHz Low Power RF Devices from Texas Instruments
- Up to +14-dBm (25mW) Output Power
- 6-dB Typical Improved Sensitivity on CC24xx and CC2500, CC2510, and CC2511
- Few External Components
  - Integrated Switches
  - Integrated Matching Network
  - Integrated Balun
  - Integrated Inductors
  - Integrated PA
  - Integrated LNA
- Digital Control of LNA Gain by HGM Pin
- 100-nA in Power Down (EN = PAEN = 0)
- Low Transmit Current Consumption
  - 22-mA at 3-V for +12-dBm, PAE = 23%
- Low Receive Current Consumption
  - 3.4-mA for High Gain Mode
  - 1.8-mA for Low Gain Mode
- 4.6-dB LNA Noise Figure, including T/R Switch and external antenna match
- RoHS Compliant 4×4-mm QFN-16 Package
- 2.0-V to 3.6-V Operation

#### **APPLICATIONS**

- All 2.4-GHz ISM Band Systems
- Wireless Sensor Networks
- Wireless Industrial Systems
- IEEE 802.15.4 and ZigBee Systems
- Wireless Consumer Systems
- Wireless Audio Systems

#### DESCRIPTION

**CC2590** is a cost-effective and high performance RF Front End for low-power and low-voltage 2.4-GHz wireless applications.


**CC2590** is a range extender for all existing and future 2.4-GHz low-power RF transceivers, transmitters and System-on-Chip products from Texas Instruments.

**CC2590** increases the link budget by providing a power amplifier for increased output power, and an LNA with low noise figure for improved receiver sensitivity.

**CC2590** provides a small size, high output power RF design with its 4x4-mm QFN-16 package.

**CC2590** contains PA, LNA, switches, RF-matching, and balun for simple design of high performance wireless applications.

### CC2590 BLOCK DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SWRS080-SEPTEMBER 2008 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ABSOLUTE MAXIMUM RATINGS**

Under no circumstances must the absolute maximum ratings be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

	PARAMETER	VALUE	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3 to 3.6	V
Voltage on any digital pin		-0.3 to V <sub>DD</sub> + 0.3, max 3.6	V
Input RF level		+10	dBm
Storage temperature range		-50 to 150	°C
Reflow soldering temperature	According to IPC/JEDEC J-STD-020	260	°C
	Human Body Model, all pins except pin 10	2000	V
ESD	Human Body Model, pin 10	1900	V
	Charged Device Model	1000	V

#### RECOMMENDED OPERATING CONDITIONS

The operating conditions for CC2590 are listed below.

PARA	PARAMETER					
Ambient temperature range		-40	85	°C		
Operating supply voltage		2.0	3.6	V		
Operating frequency range		2400	2483.5	MHz		

### **ELECTRICAL CHARACTERISTICS**

 $T_C = 25^{\circ}$ C,  $V_{DD} = 3.0$ V,  $f_{RF} = 2440$ MHz (unless otherwise noted). Measured on CC2590EM reference design including external matching components.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive current, High Gain Mode	HGM = 1		3.4	4.0	mA
Receive current, Low Gain Mode	HGM = 0		1.8	2.0	mA
Transacit assument	P <sub>IN</sub> = 0.5 dBm, P <sub>OUT</sub> = 12.2 dBm		22.1		mA
Transmit current	$P_{IN} = -3.5 \text{ dBm}, P_{OUT} = 10.0 \text{ dBm}$		16.8		mA
Transmit current	No input signal		8.0	10.0	mA
Power down current	EN = PAEN = 0		0.1	0.3	μΑ
High input level (control pins)	EN, PAEN, HGM, RXTX	1.3		$V_{DD}$	V
Low input level (control pins)	EN, PAEN, HGM, RXTX			0.3	V
Power down - Receive mode switching time			1.4		μs
Power down - Transmit mode switching time			0.8		μs
RF Receive				,	
Gain, High Gain Mode	HGM = 1		11.4		dB
Gain, Low Gain Mode	HGM = 0		0		dB
Gain variation, 2400 – 2483.5 MHz, High Gain Mode	HGM = 1		1.2		dB
Gain variation, 2.0V – 3.6V, High Gain Mode	HGM = 1		1.7		dB
Noise figure, High Gain Mode	HGM = 1, including internal T/R switch and external antenna match		4.6		dB
Input 1 dB compression, High Gain Mode	HGM = 1		-21		dBm

SWRS080-SEPTEMBER 2008

Instruments



## **ELECTRICAL CHARACTERISTICS (continued)**


 $T_C$  = 25°C,  $V_{DD}$  = 3.0V ,  $f_{RF}$ = 2440MHz (unless otherwise noted). Measured on CC2590EM reference design including external matching components.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input IP3, High Gain Mode	HGM = 1		-9		dBm
Input reflection coefficient, S11	HGM = 1, measured at antenna port		-19		dB
RF Transmit					
Gain			14.1		dB
	P <sub>IN</sub> = 4.5 dBm		13.8		dBm
Output power, P <sub>OUT</sub>	P <sub>IN</sub> = 0.5 dBm		12.2		dBm
	P <sub>IN</sub> = -3.5 dBm		10.0		dBm
Power Added Efficiency, PAE	P <sub>IN</sub> = 0.5 dBm		23.5		%
Output 1 dB compression			10.4		dBm
Output IP3			23		dBm
Output power variation over frequency	2400 – 2483.5 MHz, P <sub>IN</sub> = 0.5 dBm		0.3		dB
Output power variation over power supply	2.0V – 3.6V , P <sub>IN</sub> = 0.5 dBm		3.2		dB
Output power variation over temperature	-40°C - 85°C, P <sub>IN</sub> = 0.5 dBm		1.1		dB
2nd harmonic power	The 2nd harmonic can be reduced to below regulatory limits by using an external LC filter and antenna. See application note AN032 for regulatory requirements.		-14		dBm
3rd harmonic power	The 3rd harmonic can be reduced to below regulatory limits by using an external LC filter and antenna. See application note AN032 for regulatory requirements.		-28		dBm



#### **DEVICE INFORMATION**

The CC2590 pinout and description are shown in Figure 1 and Table 1, respectively.



## NOTE:

The exposed die attach pad **must** be connected to a solid ground plane as this is the primary ground connection for the chip. Inductance in vias to the pad should be minimized. It is highly recommended to follow the reference layout. Changes will alter the performance. Also see the PCB landpattern information in this data sheet.

For best performance, minimize the length of the ground vias, by using a 4-layer PCB with ground plane as layer 2 when CC2590 is mounted onto layer 1.

SWRS080-SEPTEMBER 2008



www.ti.com

## **Table 1. PIN FUNCTIONS**

PIN		TVDE	DESCRIPTION			
NO.	NAME	TYPE	DESCRIPTION			
_	GND	Ground	The exposed die attach pad must be connected to a solid ground plane. See CC2590EM reference design for recommended layout.			
1	NC		Not Connected			
2	RF_N	RF	RF interface towards CC24xx or CC25xx device.			
3	RXTX	Analog/Control	RXTX switching voltage when connected to CC24xx devices. See Table 3, Table 4, and Table 5 for details.			
4	RF_P	RF	RF interface towards CC24xx or CC25xx device			
5	PAEN	Digital Input	Digital control pin. See Table 3, Table 4, and Table 5 for details.			
6	EN	Digital Input	Digital control pin. See Table 3, Table 4, and Table 5 for details.			
7	HGM	Digital Input	Digital control pin.  HGM=1 → Device in High Gain Mode  HGM=0 → Device in Low Gain Mode (RX only)			
8, 9, 12, 14	3, 9, 12, 14 GND Ground		Secondary ground connections. Should be shorted to the die attach pad on the top PCB layer.			
10	AVDD_PA2	Power	2.0-V – 3.6-V Power. PCB trace to this pin serves as inductive load to PA. See CC2590EM reference design for recommended layout.			
11	ANT	RF	Antenna interface.			
13	AVDD_LNA	Power	2.0-V – 3.6-V Power. PCB trace to this pin serves as inductive load to LNA. See CC2590EM reference design for recommended layout.			
15	BIAS	Analog	Biasing input. Resistor between this node and ground sets bias current to PAs.			
16	AVDD_BIAS	Power	2.0-V – 3.6-V Power.			

SWRS080-SEPTEMBER 2008 www.ti.com

# TEXAS INSTRUMENTS

#### **CC2590EM Evaluation Module**




Figure 2. CC2590EM Evaluation Module

Table 2. List of Materials (See CC2590EM Reference Design)

DEVICE	FUNCTION	VALUE
L112	Part of antenna match.	1.5 nH: LQW15AN1N5B00 from Murata
C111	Part of antenna match.	0.5 pF, GRM1555C1HR50BZ01 from Murata
C112	DC block.	47 pF, GRM1555C1H470JZ01 from Murata
C161	Decoupling capacitor.	1 nF: GRM1555C1H102JA01 from Murata
C101/C102	Decoupling. Will affect PA resonance. See CC2590EM reference design for placement.	27 pF    1 nF. The smallest cap closest to CC2590. 27 pF: GRM1555C1H270JZ01 from Murata 1 nF: GRM1555C1H102JA01 from Murata
C131/C132	Decoupling. Will affect LNA resonance. See CC2590EM reference design for placement.	18 pF    1 nF. The smallest cap closest to CC2590. 18 pF: GRM1555C1H180JZ01 from Murata 1 nF: GRM1555C1H102JA01 from Murata
C2	Decoupling of external balun	1 nF: LWQ15AN1N5B00 from Murata
TL101 <sup>(1)</sup>	Transmission line. Will affect PA resonance. (simulated inductance: 0.87nH)	See CC2590EM reference design. Transmission line: Length ≈ 40 mil, Width = 8 mil
TL131	Transmission line. Will affect LNA resonance. (simulated inductance: 1.64nH)	See CC2590EM reference design. Transmission line: Length ≈ 100 mil, Width = 8 mil
R151	Bias resistor	4.3 kΩ: RK73H1ETTP4301F from Koa

(1) Transmission lines are measured from edge of pad of the CC2590 footprint to edge of pad of DC coupling capacitor. The length of the transmission lines depend on the distance to the ground plane. If another PCB stack up is chosen the length of the transmission lines needs to be adjusted.

PCB description: 4 layer PCB 1.6mm

Copper 1: 35  $\mu m$ 

Dielectric 1-2: 0.35 mm (e.g. 2x Prepreg 7628 AT05 47% Resin)

Copper 2: 18 µm

Dielectric 2-3: 0.76 mm (4 x 7628M 43% Resin)

Copper 3: 18  $\mu m$ 

Dielectric 3-4: 0.35 mm (e.g. 2x Prepreg 7628 AT05 47% Resin)


Copper 4: 35 µm


DE104iML or equivalent substrate (Resin contents around 45%, which gives Er=4.42 at 2.4GHz, TanD=0.016)


www.ti.com

## TYPICAL CHARACTERISTICS

## LNA GAIN AND NOISE FIGURE










Figure 5.

Figure 6. Input Impedance of LNA Measured from Antenna Port on CC2590EM



## **TYPICAL CHARACTERISTICS (continued)**




Figure 7.




Figure 8.




Figure 9.




Figure 10.



www.ti.com SWRS080-SEPTEMBER 2008

## Controlling the Output Power from CC2590

The output power of CC2590 is controlled by controlling the input power. The CC2590 PA is designed to work in compression (class AB), and the best efficiency is reached when a strong input signal is applied.

### Input Levels on Control Pins

The four digital control pins (PAEN, EN, HGM, RXTX) have built-in level-shifting functionality, meaning that if the CC2590 is operating from a 3.6-V supply voltage, the control pins will still sense 1.6-V - 1.8-V signals as logical '1'.

An example of the above would be that RXTX is connected directly to the RXTX pin on CC24xx, but the global supply voltage is 3.6-V. The RXTX pin on CC24xx will switch between 0-V (RX) and 1.8-V(TX), which is still a high enough voltage to control the mode of CC2590.

The input voltages should however not have logical '1' level that is higher than the supply.

## Connecting CC2590 to a CC24xx Device

Table 3. Control Logic for Connecting CC2590 to a CC24xx Device

PAEN = EN	RXTX	HGM	MODE OF OPERATION
0	X	Х	Power Down
1	0	0	RX Low Gain Mode
1	0	1	RX High Gain Mode
1	1	Х	TX




Figure 11. CC2590 + CC24xx Application Circuit



## Connecting CC2590 to the CC2500, CC2510, or CC2511 Device

Table 4. Control Logic for Connecting CC2590 to a CC2500/10/11 Devices

PAEN	EN	RXTX	HGM	MODE OF OPERATION
0	0	NC	Х	Power Down
0	1	NC	0	RX Low Gain Mode
0	1	NC	1	RX High Gain Mode
1	0	NC	Х	TX
1	1	NC	Х	Not allowed




Figure 12. CC2590 + CC2500/10/11 Device Application Circuit



www.ti.com

## Connecting CC2590 to a CC2520 Device

Table 5. Control Logic for Connecting CC2590 to a CC2520 Device

PAEN	EN	RXTX	HGM	MODE OF OPERATION
0	0	NC	Х	Power Down
0	1	NC	0	RX Low Gain Mode
0	1	NC	1	RX High Gain Mode
1	0	NC	Х	TX
1	1	NC	Х	Not allowed




Figure 13. CC2590 + CC2520 Application Circuit

## **PCB Layout Guidelines**

The exposed die attach pad must be connected to a solid ground plane as this is the primary ground connection for the chip. Inductance in vias to the pad should be minimized. It is highly recommended to follow the reference layout. Changes will alter the performance. Also see the PCB landpattern information in this data sheet. For best performance, minimize the length of the ground vias, by using a 4-layer PCB with ground plane as layer 2 when CC2590 is mounted onto layer 1.

PCB trace inductors are used to be able to optimize the inductance value, and they are too small to be replaced by discrete inductors. The placement of the power supply decoupling capacitors C101/C102 and C131/C132 are important to set the PCB trace inductance values accurately.





15-Nov-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC2590RGVR	ACTIVE	VQFN	RGV	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-2-260C-1 YEAR	-40 to 85	CC2590	Samples
CC2590RGVRG4	ACTIVE	VQFN	RGV	16	2500	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	CC2590	Samples
CC2590RGVT	ACTIVE	VQFN	RGV	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-2-260C-1 YEAR	-40 to 85	CC2590	Samples
CC2590RGVTG4	ACTIVE	VQFN	RGV	16	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	CC2590	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

15-Nov-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2590RGVR	VQFN	RGV	16	2500	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
CC2590RGVT	VQFN	RGV	16	250	180.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2

www.ti.com 21-Mar-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2590RGVR	VQFN	RGV	16	2500	338.1	338.1	20.6
CC2590RGVT	VQFN	RGV	16	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



## RGV (S-PVQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206351-2/L 05/13

NOTE: All linear dimensions are in millimeters



## RGV (S-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



## 2.4-GHz *Bluetooth*™ low energy and Proprietary System-on-Chip

Check for Samples: CC2541

## **FEATURES**

#### RF

- 2.4-GHz Bluetooth low energy Compliant and Proprietary RF System-on-Chip
- Supports 250-kbps, 500-kbps, 1-Mbps, 2-Mbps Data Rates
- Excellent Link Budget, Enabling Long-Range Applications Without External Front End
- Programmable Output Power up to 0 dBm
- Excellent Receiver Sensitivity (–94 dBm at 1 Mbps), Selectivity, and Blocking Performance
- Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)

#### Layout

- Few External Components
- Reference Design Provided
- 6-mm × 6-mm QFN-40 Package
- Pin-Compatible With CC2540 (When Not Using USB or I<sup>2</sup>C)

#### Low Power

- Active-Mode RX Down to: 17.9 mA
- Active-Mode TX (0 dBm): 18.2 mA
- Power Mode 1 (4-μs Wake-Up): 270 μA
- Power Mode 2 (Sleep Timer On): 1 μA
- Power Mode 3 (External Interrupts): 0.5 μA
- Wide Supply-Voltage Range (2 V–3.6 V)
- TPS62730 Compatible Low Power in Active Mode
  - RX Down to: 14.7 mA (3-V supply)
  - TX (0 dBm): 14.3 mA (3-V supply)

- High-Performance and Low-Power 8051
   Microcontroller Core With Code Prefetch
- In-System-Programmable Flash, 128- or 256-KB
- 8-KB RAM With Retention in All Power Modes
- Hardware Debug Support
- Extensive Baseband Automation, Including Auto-Acknowledgment and Address Decoding
- Retention of All Relevant Registers in All Power Modes

#### Peripherals

- Powerful Five-Channel DMA
- General-Purpose Timers (One 16-Bit, Two 8-Bit)
- IR Generation Circuitry
- 32-kHz Sleep Timer With Capture
- Accurate Digital RSSI Support
- Battery Monitor and Temperature Sensor
- 12-Bit ADC With Eight Channels and Configurable Resolution
- AES Security Coprocessor
- Two Powerful USARTs With Support for Several Serial Protocols
- 23 General-Purpose I/O Pins (21 x 4 mA, 2 x 20 mA)
- I<sup>2</sup>C interface
- 2 I/O Pins Have LED Driving Capabilities
- Watchdog Timer
- Integrated High-Performance Comparator
- Development Tools
  - CC2541 Evaluation Module Kit (CC2541EMK)
  - CC2541 Mini Development Kit (CC2541DK-MINI)
  - SmartRF™ Software
  - IAR Embedded Workbench™ Available

#### Microcontroller

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark of Bluetooth SIG, Inc..

ZigBee is a registered trademark of ZigBee Alliance.



#### SOFTWARE FEATURES

- Bluetooth v4.0 Compliant Protocol Stack for Single-Mode BLE Solution
  - Complete Power-Optimized Stack, Including Controller and Host
    - GAP Central, Peripheral, Observer, or Broadcaster (Including Combination Roles)
    - ATT / GATT Client and Server
    - SMP AES-128 Encryption and Decryption
    - L2CAP
  - Sample Applications and Profiles
    - Generic Applications for GAP Central and Peripheral Roles
    - Proximity, Accelerometer, Simple Keys, and Battery GATT Services
    - More Applications Supported in BLE Software Stack
  - Multiple Configuration Options
    - Single-Chip Configuration, Allowing Applications to Run on CC2541
    - Network Processor Interface for Applications Running on an External Microcontroller
  - BTool Windows PC Application for Evaluation, Development, and Test

## **APPLICATIONS**

- 2.4-GHz Bluetooth low energy Systems
- Proprietary 2.4-GHz Systems
- Human-Interface Devices (Keyboard, Mouse, Remote Control)
- Sports and Leisure Equipment
- Mobile Phone Accessories
- Consumer Electronics

#### CC2541 WITH TPS62730

- TPS62730 is a 2-MHz Step-Down Converter With Bypass Mode
- Extends Battery Lifetime by up to 20%
- Reduced Current in All Active Modes
- 30-nA Bypass Mode Current to Support Low-Power Modes
- RF Performance Unchanged
- Small Package Allows for Small Solution Size
- CC2541 Controllable

### DESCRIPTION

The CC2541 is a power-optimized true system-onchip (SoC) solution for both Bluetooth low energy and proprietary 2.4-GHz applications. It enables robust network nodes to be built with low total bill-of-material The CC2541 combines the excellent costs. performance of a leading RF transceiver with an industry-standard enhanced 8051 MCU, in-system programmable flash memory, 8-KB RAM, and many other powerful supporting features and peripherals. The CC2541 is highly suited for systems where ultralow power consumption is required. This is specified by various operating modes. Short transition times between operating modes further enable low power consumption.

The CC2541 is pin-compatible with the CC2540 in the 6-mm  $\times$  6-mm QFN40 package, if the USB is not used on the CC2540 and the I $^2$ C/extra I/O is not used on the CC2541. Compared to the CC2540, the CC2541 provides lower RF current consumption. The CC2541 does not have the USB interface of the CC2540, and provides lower maximum output power in TX mode. The CC2541 also adds a HW I $^2$ C interface.

The CC2541 is pin-compatible with the CC2533 RF4CE-optimized IEEE 802.15.4 SoC.

The CC2541 comes in two different versions: CC2541F128/F256, with 128 KB and 256 KB of flash memory, respectively.

For the CC2541 block diagram, see Figure 1.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Block Diagram

Copyright © 2012–2013, Texas Instruments Incorporated



## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.9	V
Voltage on any digital pin		-0.3	VDD + 0.3 ≤ 3.9	V
Input RF level			10	dBm
Storage temperature range		-40	125	°C
	All pins, excluding pins 25 and 26, according to human-body model, JEDEC STD 22, method A114		2	kV
ESD <sup>(2)</sup>	All pins, according to human-body model, JEDEC STD 22, method A114		1	kV
	According to charged-device model, JEDEC STD 22, method C101		500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Operating ambient temperature range, T <sub>A</sub>	-40	85	°C
Operating supply voltage	2	3.6	V

## **ELECTRICAL CHARACTERISTICS**

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25^{\circ}C$  and VDD = 3 V,

#### 1 Mbps, GFSK, 250-kHz deviation, Bluetooth low energy mode, and 0.1% BER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RX mode, standard mode, no peripherals active, low MCU activity		17.9		
		RX mode, high-gain mode, no peripherals active, low MCU activity		20.2		^
		TX mode, -20 dBm output power, no peripherals active, low MCU activity				mA
		TX mode, 0 dBm output power, no peripherals active, low MCU activity		18.2		
I <sub>core</sub>	Core current consumption	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, BOD and sleep timer active; RAM and register retention		270		
		Power mode 2. Digital regulator off; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, and sleep timer active; RAM and register retention		1		μA
		Power mode 3. Digital regulator off; no clocks; POR active; RAM and register retention		0.5		
		Low MCU activity: 32-MHz XOSC running. No radio or peripherals. Limited flash access, no RAM access.		6.7		mA
		Timer 1. Timer running, 32-MHz XOSC used		90		
		Timer 2. Timer running, 32-MHz XOSC used		90		
	Peripheral current consumption	Timer 3. Timer running, 32-MHz XOSC used		60		μΑ
l <sub>peri</sub>	(Adds to core current I <sub>core</sub> for each peripheral unit activated)	Timer 4. Timer running, 32-MHz XOSC used		70		
	,	Sleep timer, including 32.753-kHz RCOSC		0.6		
		ADC, when converting		1.2		mA

Product Folder Links: CC2541

Copyright © 2012-2013, Texas Instruments Incorporated

<sup>(2)</sup> CAUTION: ESD sesnsitive device. Precautions should be used when handling the device in order to prevent permanent damage.



### **GENERAL CHARACTERISTICS**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
WAKE-UP AND TIMING				
Power mode 1 → Active	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC	4		μs
Power mode 2 or 3 → Active	Digital regulator off, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of regulator and 16-MHz RCOSC	120		μs
Active → TX or RX	Crystal ESR = 16 $\Omega$ . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF	500		μs
	With 32-MHz XOSC initially on	180		μs
DV/TV turn and und	Proprietary auto mode	130		
RX/TX turnaround	BLE mode	150		μs
RADIO PART				
RF frequency range	Programmable in 1-MHz steps	2379	2496	MHz
Data rate and modulation format	2 Mbps, GFSK, 500-kHz deviation 2 Mbps, GFSK, 320-kHz deviation 1 Mbps, GFSK, 250-kHz deviation 1 Mbps, GFSK, 160-kHz deviation 500 kbps, MSK 250 kbps, GFSK, 160-kHz deviation 250 kbps, MSK			

## **RF RECEIVE SECTION**

Measured on Texas Instruments CC2541 EM reference design with  $T_A$  = 25°C, VDD = 3 V,  $f_c$  = 2440 MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 500-kHz De	viation, 0.1% BER				
Receiver sensitivity			-90		dBm
Saturation	BER < 0.1%		-1		dBm
Co-channel rejection	Wanted signal at -67 dBm		-9		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		-2		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm		36		dB
	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm		41		
Frequency error tolerance <sup>(1)</sup>	Including both initial tolerance and drift. Sensitivity better than –67dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance <sup>(2)</sup>	Maximum packet length. Sensitivity better than–67dBm, 250 byte payload. BER 0.1%	-120		120	ppm
2 Mbps, GFSK, 320-kHz De	viation, 0.1% BER				
Receiver sensitivity			-86		dBm
Saturation	BER < 0.1%		-7		dBm
Co-channel rejection	Wanted signal at -67 dBm		-12		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		-1		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm		39		
Frequency error tolerance <sup>(1)</sup>	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance <sup>(2)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-120		120	ppm

 <sup>(1)</sup> Difference between center frequency of the received RF signal and local oscillator frequency
 (2) Difference between incoming symbol rate and the internally generated symbol rate



## **RF RECEIVE SECTION (continued)**

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$  °C, VDD = 3 V,  $f_c = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1 Mbps, GFSK, 250-kHz De	viation, <i>Bluetooth</i> low energy Mode, 0.1% BER				
Receiver sensitivity <sup>(3)(4)</sup>	High-gain mode		-94		dD.m
Receiver sensitivity (9)(1)	Standard mode		-88		dBm
Saturation <sup>(4)</sup>	BER < 0.1%		5		dBm
Co-channel rejection (4)	Wanted signal -67 dBm		-6		dB
	±1 MHz offset, 0.1% BER, wanted signal –67 dBm		-2		
In hand blooking raination (4)	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		26		٩D
In-band blocking rejection (4)	±3 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	>6 MHz offset, 0.1% BER, wanted signal –67 dBm		33		
	Minimum interferer level < 2 GHz (Wanted signal –67 dBm)		-21		
Out-of-band blocking rejection (4)	Minimum interferer level [2 GHz, 3 GHz] (Wanted signal –67 dBm)		-25		dBm
rejection	Minimum interferer level > 3 GHz (Wanted signal –67 dBm)		-7		
Intermodulation (4)	Minimum interferer level		-36		dBm
Frequency error tolerance <sup>(5)</sup>	Including both initial tolerance and drift. Sensitivity better than -67dBm, 250 byte payload. BER 0.1%	-250		250	kHz
Symbol rate error tolerance <sup>(6)</sup>	Maximum packet length. Sensitivity better than -67 dBm, 250 byte payload. BER 0.1%	-80		80	ppm
1 Mbps, GFSK, 160-kHz De	viation, 0.1% BER	•			
Receiver sensitivity <sup>(7)</sup>			-91		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal 10 dB above sensitivity level		-9		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		2		
to be and blood to a material and	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		24		-10
In-band blocking rejection	±3-MHz offset, 0.1% BER, wanted signal67 dBm		27		dB
	>6-MHz offset, 0.1% BER, wanted signal –67 dBm		32		
Frequency error tolerance <sup>(5)</sup>	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-200		200	kHz
Symbol rate error tolerance <sup>(6)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
500 kbps, MSK, 0.1% BER					
Receiver sensitivity <sup>(7)</sup>			-99		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal –67 dBm		<b>-</b> 5		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		27		dB
<b>5</b> ,	>2-MHz offset, 0.1% BER, wanted signal -67 dBm		28		
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm

<sup>(3)</sup> The receiver sensitivity setting is programmable using a TI BLE stack vendor-specific API command. The default value is standard mode.

<sup>(4)</sup> Results based on standard-gain mode.

<sup>(5)</sup> Difference between center frequency of the received RF signal and local oscillator frequency

<sup>(6)</sup> Difference between incoming symbol rate and the internally generated symbol rate

<sup>(7)</sup> Results based on high-gain mode.



## **RF RECEIVE SECTION (continued)**

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$ °C, VDD = 3 V,  $f_c = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
250 kbps, GFSK, 160 kHz D	Deviation, 0.1% BER			•	
Receiver sensitivity (8)			-98		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal -67 dBm		-3		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		23		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		28		dB
	>2-MHz offset, 0.1% BER, wanted signal -67 dBm		29	9	
Frequency error tolerance <sup>(9)</sup>	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance <sup>(10)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
250 kbps, MSK, 0.1% BER				,	
Receiver sensitivity (11)			-99		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal -67 dBm		<b>-</b> 5		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		29		dB
	>2-MHz offset, 0.1% BER, wanted signal -67 dBm		30		
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
ALL RATES/FORMATS				·	
Spurious emission in RX. Conducted measurement	f < 1 GHz		-67		dBm
Spurious emission in RX. Conducted measurement	f > 1 GHz		<b>–</b> 57		dBm

Results based on standard-gain mode.

 <sup>(9)</sup> Difference between center frequency of the received RF signal and local oscillator frequency
 (10) Difference between incoming symbol rate and the internally generated symbol rate

<sup>(11)</sup> Results based on high-gain mode.



#### RF TRANSMIT SECTION

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25^{\circ}C$ , VDD = 3 V and  $f_c = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output power	Delivered to a single-ended $50-\Omega$ load through a balun using maximum recommended output power setting		0		dBm
	Delivered to a single-ended $50-\Omega$ load through a balun using minimum recommended output power setting		-23		иын
Programmable output power range	Delivered to a single-ended 50-Ω load through a balun using minimum recommended output power setting		23		dB
	f < 1 GHz		-52		dBm
Spurious emission conducted	f > 1 GHz		-48		dBm
measurement	Suitable for systems targeting compliance with worldwide radio-frequer EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB ST			I EN 30	0 328 and
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna	-	70 +j30		Ω

Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

### **CURRENT CONSUMPTION WITH TPS62730**

Measured on Texas Instruments CC2541 TPA62730 EM reference design with  $T_A = 25$ °C, VDD = 3 V and  $f_c = 2440$  MHz, 1 Mbsp, GFSK, 250-kHz deviation, Bluetooth<sup>TM</sup> low energy Mode, 1% BER<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current consumption	RX mode, standard mode, no peripherals active, low MCU activity, MCU at 1 MHz		14.7		
	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 1 MHz		16.7		A
	TX mode, –20 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		13.1		mA
	TX mode, 0 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		14.3		

<sup>(1) 0.1%</sup> BER maps to 30.8% PER

### 32-MHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32		MHz
	Crystal frequency accuracy requirement <sup>(1)</sup>		-40		40	ppm
ESR	Equivalent series resistance		6		60	Ω
C <sub>0</sub>	Crystal shunt capacitance		1		7	pF
$C_L$	Crystal load capacitance		10		16	pF
	Start-up time			0.25		ms
	Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

(1) Including aging and temperature dependency, as specified by [1]



#### 32.768-kHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32.768		kHz
	Crystal frequency accuracy requirement (1)		-40		40	ppm
ESR	Equivalent series resistance			40	130	kΩ
$C_0$	Crystal shunt capacitance			0.9	2	pF
$C_L$	Crystal load capacitance			12	16	pF
	Start-up time			0.4		s

<sup>(1)</sup> Including aging and temperature dependency, as specified by [1]

### 32-kHz RC OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with  $T_A$  = 25°C and VDD = 3 V.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Calibrated frequency <sup>(1)</sup>		32.753		kHz
Frequency accuracy after calibration		±0.2%		
Temperature coefficient (2)		0.4		%/°C
Supply-voltage coefficient <sup>(3)</sup>		3		%/V
Calibration time <sup>(4)</sup>		2		ms

- (1) The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977.
- (2) Frequency drift when temperature changes after calibration
- (3) Frequency drift when supply voltage changes after calibration
- (4) When the 32-kHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC32K\_CALDIS is set to 0.

## **16-MHz RC OSCILLATOR**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

	<b>5</b> A			
PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Frequency <sup>(1)</sup>		16		MHz
Uncalibrated frequency accuracy		±18%		
Calibrated frequency accuracy		±0.6%		
Start-up time		10		μs
Initial calibration time <sup>(2)</sup>		50		μs

- (1) The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2.
- (2) When the 16-MHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC\_PD is set to 0.



#### **RSSI CHARACTERISTICS**

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$  °C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BER	and 2 Mbps, GFSK, 500-kHz Deviation, 0.1% B	ER			
Useful RSSI range <sup>(1)</sup>	Reduced gain by AGC algorithm		64		dB
Oseidi KSSi fange (**)	High gain by AGC algorithm		64		uБ
RSSI offset <sup>(1)</sup>	Reduced gain by AGC algorithm		79		dBm
RSSI onserv	High gain by AGC algorithm		99		aBm
Absolute uncalibrated accuracy <sup>(1)</sup>			±6		dB
Step size (LSB value)			1		dB
All Other Rates/Formats					
Useful RSSI range <sup>(1)</sup>	Standard mode 64			dB	
Oseidi KSSi fange 7	High-gain mode		64		uБ
RSSI offset <sup>(1)</sup>	Standard mode		98		dBm
RSSI Oliset	High-gain mode		107		ubili
Absolute uncalibrated accuracy <sup>(1)</sup>			±3		dB
Step size (LSB value)			1		dB

<sup>(1)</sup> Assuming CC2541 EM reference design. Other RF designs give an offset from the reported value.

### FREQUENCY SYNTHESIZER CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$ °C, VDD = 3 V and  $f_c = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	At ±1-MHz offset from carrier	-109		
Phase noise, unmodulated carrier	At ±3-MHz offset from carrier	-112		dBc/Hz
	At ±5-MHz offset from carrier	-119		

## **ANALOG TEMPERATURE SENSOR**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output			1480		12-bit
Temperature coefficient			4.5		/ 1°C
Voltage coefficient	Measured using integrated ADC, internal band-gap voltage		1		0.1 V
Initial accuracy without calibration	reference, and maximum resolution		±10		°C
Accuracy using 1-point calibration			±5		°C
Current consumption when enabled			0.5		mA

## **COMPARATOR CHARACTERISTICS**

 $T_A = 25$ °C, VDD = 3 V. All measurement results are obtained using the CC2541 reference designs, post-calibration.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Common-mode maximum voltage		VDD		<b>V</b>
Common-mode minimum voltage		-0.3		
Input offset voltage		1		mV
Offset vs temperature		16		μV/°C
Offset vs operating voltage		4		mV/V
Supply current		230		nA
Hysteresis		0.15		mV



## **ADC CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
	Input voltage	VDD is voltage on AVDD5 pin	0		VDD	V
	External reference voltage	VDD is voltage on AVDD5 pin	0		VDD	V
	External reference voltage differential	VDD is voltage on AVDD5 pin	0		VDD	V
	Input resistance, signal	Simulated using 4-MHz clock speed		197		kΩ
	Full-scale signal <sup>(1)</sup>	Peak-to-peak, defines 0 dBFS		2.97		V
		Single-ended input, 7-bit setting		5.7		bits
		Single-ended input, 9-bit setting		7.5		
		Single-ended input, 10-bit setting		9.3		
		Single-ended input, 12-bit setting		10.3		
ENOB <sup>(1)</sup>	Effective number of hite	Differential input, 7-bit setting		6.5		
ENOB	Effective number of bits	Differential input, 9-bit setting		8.3		DIE
		Differential input, 10-bit setting		10		
		Differential input, 12-bit setting		11.5		
		10-bit setting, clocked by RCOSC		9.7		
		12-bit setting, clocked by RCOSC				
	Useful power bandwidth	7-bit setting, both single and differential		0–20		kHz
TUD	Total harman all addresses	Single ended input, 12-bit setting, –6 dBFS <sup>(1)</sup>		-75.2		- 10
THD	Total harmonic distortion	Differential input, 12-bit setting, –6 dBFS <sup>(1)</sup>		-86.6		dB
		Single-ended input, 12-bit setting <sup>(1)</sup>		70.2		
	0: 1	Differential input, 12-bit setting <sup>(1)</sup>		79.3		15
	Signal to nonharmonic ratio	Single-ended input, 12-bit setting, –6 dBFS <sup>(1)</sup>		78.8		dB
		Differential input, 12-bit setting, –6 dBFS <sup>(1)</sup>		88.9		
CMRR	Common-mode rejection ratio	Differential input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB
	Crosstalk	Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB
	Offset	Midscale		-3		m۷
	Gain error			0.68%		
D	<b>B</b> W	12-bit setting, mean <sup>(1)</sup>		0.05		
DNL	Differential nonlinearity	12-bit setting, maximum <sup>(1)</sup>		0.9		LSE
		12-bit setting, mean <sup>(1)</sup>		4.6		
18.11	Late and a self-self-	12-bit setting, maximum <sup>(1)</sup>		13.3		
INL	Integral nonlinearity	12-bit setting, mean, clocked by RCOSC		10		LSE
		12-bit setting, max, clocked by RCOSC		29		
		Single ended input, 7-bit setting <sup>(1)</sup>		35.4		
		Single ended input, 9-bit setting <sup>(1)</sup>		46.8		
		Single ended input, 10-bit setting <sup>(1)</sup>		57.5		
SINAD	O'mark to action and the set	Single ended input, 12-bit setting <sup>(1)</sup>		66.6		
(–THD+N)	Signal-to-noise-and-distortion	Differential input, 7-bit setting <sup>(1)</sup>		40.7		dB
		Differential input, 9-bit setting <sup>(1)</sup>		51.6		
		Differential input, 10-bit setting <sup>(1)</sup>		61.8		
		Differential input, 12-bit setting <sup>(1)</sup>		70.8		
		7-bit setting		20		
		9-bit setting		36		
	Conversion time	10-bit setting		68		μs
		12-bit setting		132		

<sup>(1)</sup> Measured with 300-Hz sine-wave input and VDD as reference.



## **ADC CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}C$  and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power consumption			1.2		mA
Internal reference VDD coefficient			4		mV/V
Internal reference temperature coefficient			0.4		mV/10°C
Internal reference voltage			1.24		V

## **CONTROL INPUT AC CHARACTERISTICS**

 $T_A = -40$ °C to 85°C, VDD = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System clock, f <sub>SYSCLK</sub> t <sub>SYSCLK</sub> = 1/ f <sub>SYSCLK</sub>	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16		32	MHz
RESET_N low duration	See item 1, Figure 2. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1			μs
Interrupt pulse duration	See item 2, Figure 2. This is the shortest pulse that is recognized as an interrupt request.	20			ns




Figure 2. Control Input AC Characteristics



## **SPI AC CHARACTERISTICS**

 $T_A = -40$ °C to 85°C, VDD = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CCI/ paried	Master, RX and TX	250			
SUN period	Slave, RX and TX	250			ns
SCK duty cycle	Master		50%		
00N January 00N	Master	63			
SSIN IOW TO SCK	Slave	63			ns
COV to CON high	Master	63			
SCK to SSN nigh	Slave	63			ns
MOSI early out	Master, load = 10 pF			7	ns
MOSI late out	Master, load = 10 pF			10	ns
MISO setup	Master	90			ns
MISO hold	Master	10			ns
SCK duty cycle	Slave		50%		ns
MOSI setup	Slave	35			ns
MOSI hold	Slave	10			ns
MISO late out	Slave, load = 10 pF			95	ns
	Master, TX only			8	
On a matin or fine occurrence	Master, RX and TX			4	NAL 1-
Operating frequency	Slave, RX only			8	MHz
	Slave, RX and TX			4	
	SCK period  SCK duty cycle  SSN low to SCK  SCK to SSN high  MOSI early out  MOSI late out  MISO setup  MISO hold  SCK duty cycle  MOSI setup  MOSI setup  MOSI hold	SCK period         Master, RX and TX           SCK duty cycle         Master           SSN low to SCK         Master           SLave         Master           SCK to SSN high         Master           MOSI early out         Master, load = 10 pF           MOSI late out         Master, load = 10 pF           MISO setup         Master           MISO hold         Master           SCK duty cycle         Slave           MOSI setup         Slave           MOSI hold         Slave           MISO late out         Slave, load = 10 pF           Master, TX only         Master, TX only           Operating frequency         Master, RX and TX           Slave, RX only         Slave, RX only	SCK period         Master, RX and TX         250           SCK duty cycle         Master           SSN low to SCK         Master         63           SCK to SSN high         Master         63           MOSI early out         Master, load = 10 pF         63           MOSI late out         Master, load = 10 pF         90           MISO setup         Master         90           MISO hold         Master         10           SCK duty cycle         Slave         35           MOSI setup         Slave         35           MOSI hold         Slave         10           MISO late out         Slave, load = 10 pF           Master, TX only         Master, RX and TX           Operating frequency         Master, RX and TX           Slave, RX only         Slave, RX only	Master, RX and TX         250           SCK duty cycle         Master         50%           SSN low to SCK         Master         63           SSN low to SCK         Master         63           SCK to SSN high         Master         63           MOSI early out         Master, load = 10 pF           MOSI late out         Master, load = 10 pF           MISO setup         Master         90           MISO hold         Master         90           MOSI setup         Slave         50%           MOSI setup         Slave         50%           MOSI hold         Slave         35           MOSI hold         Slave         10           MISO late out         Slave, load = 10 pF           Master, TX only         Master, TX only           Master, RX and TX         Slave, RX only	SCK period         Master, RX and TX         250           SCK duty cycle         Master         50%           SSN low to SCK         Master         63           SLave         63         63           SCK to SSN high         Master         63           MOSI early out         Master, load = 10 pF         7           MOSI late out         Master, load = 10 pF         10           MISO setup         Master         90           MISO hold         Master         90           MOSI setup         Slave         50%           MOSI setup         Slave         35           MOSI hold         Slave         35           MOSI hold         Slave, load = 10 pF         95           Master, TX only         8           Master, RX and TX         4           Slave, RX only         8




Figure 3. SPI Master AC Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 4. SPI Slave AC Characteristics

## **DEBUG INTERFACE AC CHARACTERISTICS**

 $T_A = -40$ °C to 85°C, VDD = 2 V to 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk_dbg</sub>	Debug clock frequency (see Figure 5)				12	MHz
$t_1$	Allowed high pulse on clock (see Figure 5)		35			ns
t <sub>2</sub>	Allowed low pulse on clock (see Figure 5)		35			ns
t <sub>3</sub>	EXT_RESET_N low to first falling edge on debug clock (see Figure 7)		167			ns
t <sub>4</sub>	Falling edge on clock to EXT_RESET_N high (see Figure 7)		83			ns
t <sub>5</sub>	EXT_RESET_N high to first debug command (see Figure 7)		83			ns
t <sub>6</sub>	Debug data setup (see Figure 6)		2			ns
t <sub>7</sub>	Debug data hold (see Figure 6)		4			ns
t <sub>8</sub>	Clock-to-data delay (see Figure 6)	Load = 10 pF			30	ns




Figure 5. Debug Clock - Basic Timing






Figure 6. Debug Enable Timing




Figure 7. Data Setup and Hold Timing

## TIMER INPUTS AC CHARACTERISTICS

 $T_A = -40$ °C to 85°C, VDD = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			tsysclk



#### DC CHARACTERISTICS


 $T_A = 25$ °C, VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic-0 input voltage				0.5	V
Logic-1 input voltage		2.4			V
Logic-0 input current	Input equals 0 V	-50		50	nA
Logic-1 input current	Input equals VDD	-50		50	nA
I/O-pin pullup and pulldown resistors			20		kΩ
Logic-0 output voltage, 4- mA pins	Output load 4 mA			0.5	V
Logic-1 output voltage, 4-mA pins	Output load 4 mA	2.5			V
Logic-0 output voltage, 20- mA pins	Output load 20 mA			0.5	V
Logic-1 output voltage, 20-mA pins	Output load 20 mA	2.5			V

### **DEVICE INFORMATION**

## **PIN DESCRIPTIONS**

The CC2541 pinout is shown in Figure 8 and a short description of the pins follows.



NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

Figure 8. Pinout Top View



# **PIN DESCRIPTIONS**

PIN NAME	PIN	PIN TYPE	DESCRIPTION
AVDD1	28	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD2	27	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD3	24	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD4	29	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD5	21	Power (analog)	2-V–3.6-V analog power-supply connection
AVDD6	31	Power (analog)	2-V–3.6-V analog power-supply connection
DCOUPL	40	Power (digital)	1.8-V digital power-supply decoupling. Do not use for supplying external circuits.
DVDD1	39	Power (digital)	2-V-3.6-V digital power-supply connection
DVDD2	10	Power (digital)	2-V–3.6-V digital power-supply connection
GND	1	Ground pin	Connect to GND
GND	_	Ground	The ground pad must be connected to a solid ground plane.
NC	4	Unused pins	Not connected
P0_0	19	Digital I/O	Port 0.0
P0_1	18	Digital I/O	Port 0.1
P0_2	17	Digital I/O	Port 0.2
P0_3	16	Digital I/O	Port 0.3
P0_4	15	Digital I/O	Port 0.4
P0_5	14	Digital I/O	Port 0.5
P0_6	13	Digital I/O	Port 0.6
P0_7	12	Digital I/O	Port 0.7
P1_0	11	Digital I/O	Port 1.0 – 20-mA drive capability
P1_0 P1_1	9	Digital I/O	
P1_2	8		Port 1.1 – 20-mA drive capability  Port 1.2
	7	Digital I/O	
P1_3		Digital I/O	Port 1.3
P1_4	6	Digital I/O	Port 1.4
P1_5	5	Digital I/O	Port 1.5
P1_6	38	Digital I/O	Port 1.6
P1_7	37	Digital I/O	Port 1.7
P2_0	36	Digital I/O	Port 2.0
P2_1/DD	35	Digital I/O	Port 2.1 / debug data
P2_2/DC	34	Digital I/O	Port 2.2 / debug clock
P2_3/ OSC32K_Q2	33	Digital I/O, Analog I/O	Port 2.3/32.768 kHz XOSC
P2_4/ OSC32K_Q1	32	Digital I/O, Analog I/O	Port 2.4/32.768 kHz XOSC
RBIAS	30	Analog I/O	External precision bias resistor for reference current
RESET_N	20	Digital input	Reset, active-low
RF_N	26	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	25	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
SCL	2	I <sup>2</sup> C clock or digital I/O	Can be used as I <sup>2</sup> C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up
SDA	3	I <sup>2</sup> C clock or digital I/O	Can be used as I <sup>2</sup> C data pin or digital I/O. Leave floating if not used. If grounded disable pull up
XOSC_Q1	22	Analog I/O	32-MHz crystal oscillator pin 1 or external clock input
,a.			



#### **BLOCK DIAGRAM**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.




Figure 9. CC2541 Block Diagram



#### **BLOCK DESCRIPTIONS**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.

### **CPU** and **Memory**

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 9 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the XDATA memory spaces. The SRAM is an ultralow-power SRAM that retains its contents even when the digital part is powered off (power mode 2 and mode 3).

The **128/256 KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

#### **Peripherals**

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User Guide for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USARTs, timers, ADC interface, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

Each CC2541 contains a unique 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specfication.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I/O and sleep timer interrupt requests are serviced even if the device is in a sleep mode (power modes 1 and 2) by bringing the CC2541 back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform incircuit debugging and external flash programming elegantly.

The **I/O** controller is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between two different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.768-kHz crystal oscillator or an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1 or mode 2.

A built-in **watchdog timer** allows the CC2541 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback



**Timer 1** is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

Timer 2 is a 40-bit timer. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which transmission ends. There are two 16-bit output compare registers and two 24-bit overflow compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 and USART 1 are each configurable as either an SPI master/slave or a UART. They provide double buffering on both RX and TX and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The AES encryption/decryption core allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.


The **ADC** supports 7 to 12 bits of resolution with a corresponding range of bandwidths from 30-kHz to 4-kHz. respectively. DC and audio conversions with up to eight input channels (I/O controller pins) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a singleended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.

The I<sup>2</sup>C module provides a digital peripheral connection with two pins and supports both master and slave operation. I<sup>2</sup>C support is compliant with the NXP I<sup>2</sup>C specification version 2.1 and supports standard mode (up to 100 kbps) and fast mode (up to 400 kbps). In addition, 7-bit device addressing modes are supported, as well as master and slave modes.

The ultralow-power analog comparator enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the I/O controller interrupt detector and can be treated by the MCU as a regular I/O pin interrupt.





### **TYPICAL CHARACTERISTICS**


















Table 1. Output Power<sup>(1)(2)</sup>

TXPOWER Setting	Typical Output Power (dBm)
0xE1	0
0xD1	-2
0xC1	-4
0xB1	-6
0xA1	-8
0x91	-10
0x81	-12
0x71	-14
0x61	-16
0x51	-18
0x41	-20
0x31	-23

 Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V and f<sub>c</sub> = 2440 MHz. See SWRU191 for recommended register settings.

(2) 1 Mbsp, GFSK, 250-kHz deviation, Bluetooth™ low energy mode, 1% BER



### **Table 2. Output Power and Current Consumption**

Typical Output Power (dBm)	Typical Current Consumption (mA) <sup>(1)</sup>	Typical Current Consumption With TPS62730 (mA) <sup>(2)</sup>	
0	18.2	14.3	
-20	16.8	13.1	

- (1) Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V and f<sub>c</sub> = 2440 MHz. See SWRU191 for recommended register settings.
- (2) Measured on Texas Instruments CC2541 TPS62730 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V and f<sub>C</sub> = 2440 MHz. See SWRU191 for recommended register settings.

#### **TYPICAL CURRENT SAVINGS WHEN USING TPS62730**




Figure 20. Current Savings in TX at Room Temperature

Figure 21. Current Savings in RX at Room Temperature

The application note (SWRA365) has information regarding the CC2541 and TPS62730 combo board and the current savings that can be achieved using the combo board.


Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback



#### APPLICATION INFORMATION

Few external components are required for the operation of the CC2541. A typical application circuit is shown in Figure 22.



(1) 32-kHz crystal is mandatory when running the BLE protocol stack in low-power modes, except if the link layer is in the standby state (Vol. 6 Part B Section 1.1 in [1]).

NOTE: Different antenna alternatives will be provided as reference designs.

Figure 22. CC2541 Application Circuit

Table 3. Overview of External Components (Excluding Supply Decoupling Capacitors)

Component	Description	Value
C401	Decoupling capacitor for the internal 1.8-V digital voltage regulator	1 μF
R301	Precision resistor ±1%, used for internal biasing	56 kΩ

# Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2541EM, for recommended balun.

Product Folder Links: CC2541



### Crystal

An external 32-MHz crystal, XTAL1, with two loading capacitors (C221 and C231) is used for the 32-MHz crystal oscillator. See 32-MHz CRYSTAL OSCILLATOR for details. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{\text{parasitic}}$$
(1)

XTAL2 is an optional 32.768-kHz crystal, with two loading capacitors (C321 and C331) used for the 32.768-kHz crystal oscillator. The 32.768-kHz crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.768-kHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{parasitic}$$
(2)

A series resistor may be used to comply with the ESR requirement.

### On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C401) for stable operation.

# **Power-Supply Decoupling and Filtering**

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.

#### References

- Bluetooth® Core Technical Specification document, version 4.0 http://www.bluetooth.com/SiteCollectionDocuments/Core\_V40.zip
- CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee<sup>®</sup> Applications/CC2541 System-on-Chip Solution for 2.4-GHz Bluetooth low energy Applications (SWRU191)
- 3. Current Savings in CC254x Using the TPS62730 (SWRA365).

#### **Additional Information**

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standard-based wireless applications for use in industrial and consumer applications. Our selection includes RF transceivers, RF transmitters, RF front ends, and System-on-Chips as well as various software solutions for the sub-1- and 2.4-GHz frequency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E Online Community provides technical support forums, videos and blogs, and the chance to interact with fellow engineers from all over the world.

With a broad selection of product solutions, end application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio. We make RF easy!

The following subsections point to where to find more information.



#### **Texas Instruments Low-Power RF Web Site**

- · Forums, videos, and blogs
- RF design help
- · E2E interaction

Join us today at www.ti.com/lprf-forum.

## **Texas Instruments Low-Power RF Developer Network**

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

- RF circuit, low-power RF, and ZigBee® design services
- Low-power RF and ZigBee module solutions and development tools
- RF certification services and RF circuit manufacturing

Need help with modules, engineering services or development tools?

Search the Low-Power RF Developer Network tool to find a suitable partner. www.ti.com/lprfnetwork

#### Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps you up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on www.ti.com/lprfnewsletter

#### **REVISION HISTORY**

CI	hanges from Original (January 2012) to Revision A	Page
<u>.</u>	Changed data sheet status from Product Preview to Production Data	1
CI	hanges from Revision A (February 2012) to Revision B	Page
•	Changed the Temperature coefficient Unit value From: mV/°C To: / 0.1°C	10
•	Changed Figure 22 text From: Optional 32-kHz Crystal To: 32-kHz Crystal	24
CI	hanges from Revision B (August 2012) to Revision C	Page
•	Changed the "Internal reference voltage" TYP value From 1.15 V To: 1.24 V	12
•	Changed pin XOSC_Q1 Pin Type From Analog O To: Analog I/O, and changed the Pin Description	17
•	Changed pin XOSC_Q2 Pin Type From Analog O To: Analog I/O	17
CI	hanges from Revision C (November 2012) to Revision D	Page
•	Changed the RF TRANSMIT SECTION, Output power TYP value From: -20 To: -23	8
•	Changed the RF TRANSMIT SECTION, Programmable output power range TYP value From: 20 To: 23	8
•	Added row 0x31 to Table 1	22

Product Folder Links: CC2541





31-Jul-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
CC2541F128RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR		CC2541 F128	Samples
CC2541F128RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR		CC2541 F128	Samples
CC2541F256RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR		CC2541 F256	Samples
CC2541F256RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR		CC2541 F256	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and




# **PACKAGE OPTION ADDENDUM**

31-Jul-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-4/U 12/12

NOTES: A. All linear dimensions are in millimeters



# RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# WNZ7915/7916

# **Product Specification**

WLAN 11b/g/n SDIO MODULE

Feedback of customer's Confirmation							
We accep	We accept the specification after Confirmed.						
Customer	Customer Customer signature Approved Date						

# Contents

Contents	1
1:General Description	2
2: The range of applying 2	
3:Features	2
4: DCCharacteristics	4
5: The main performance of product4	
6: DC/RF characteristics	5
7: The block diagram of product principle	6
8: The supported platform	6
9: The definition of product Pin	7
10: The Structure and Size of product	8
11: The 6 <sup>th</sup> Pin connect to antenna, please refer to design demand8	
12:Tpical Solder Reflow Profil	9
13: I/O Interface Characteristics	g

# 1. General Description

WNZ7915 product Accord with FCC CE and is 150 wireless SDIO adapter which has lower power consumption, high linearity output power, accords with IEEE802.11B/G/N, and supports IEEE802.11i safety protocol, along with IEEE 802.11e standard service quality. It connects with other wireless device which accorded with these standards together, supports the new data encryption on 64/128 bit WEP and safety mechanism on WPA-PSK/WPA2-PSK, WPA/WPA2.Its wireless transmitting rate rises 150M, equivalent to 10 times of common 11b product. The inner AI high gain ceramics antenna adapts different kinds of work environment. It's easy and convenient to link to wireless network for the users using desktop, laptop and other device that needs connect to wireless network.

# 2. The range of applying

MID, networking camera, STB GPS, E-book, Hard disk player, Network Radios, PSP, etc, the device which need be supported by wireless networking.

# 3. Features

Feature	Implementation				
Power supply	VCC_3.3V +-0.2V				
Clock source	40MHz				
Temperature range	Work temperature: -20°C70°C				
Temperature range	Storage temperature -55°C ~ +125°C				
Package	SMT 13 pins				
WLAN features					
General features	②CMOS MAC, Baseband PHY, and RF in a single chip for IEEE				
	802.11b/g/n compatible WLAN				
	☐Complete 802.11n solution for 2.4GHz band				
	272.2Mbps receive PHY rate and 72.2Mbps transmit PHY rate using				
	20MHz bandwidth				
	■150Mbps receive PHY rate and 150Mbps transmit PHY rate using				
	40MHz bandwidth				
	Compatible with 802.11n specification				
	■Backward compatible with 802.11b/g devices while operating in				
	802.11n mode				

■Low latency immediate High-Throughput Block Acknowledgement (HT-BA)  ■PHY-level spoofing to enhance legacy compatibility ■Power saving mechanism ■Channel management and co-existence ■Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth ■IEEE 802.11n OFDM ■One Transmit and one Receive path (1T1R) ■20MHz and 40MHz bandwidth transmission ■Short Guard Interval (400ns) ■DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■Switch diversity for DSSS/CCK ■Hardware antenna diversity ■Selectable receiver FIR filters ■Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast	Host Interface	Complies with SDIO 1.1/ 2.0/ 3.0; GSPI interface
■ IEEE 802.11e QoS Enhancement (WMM) ■ 802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services  WLAN MAC Features ■ Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU) ■ Low latency immediate High-Throughput Block Acknowledgement (HT-BA) ■ PHY-level spoofing to enhance legacy compatibility ■ Power saving mechanism ■ Channel management and co-existence ■ Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) ■ bursting for higher multimedia bandwidth ■ IEEE 802.11n OFDM ■ One Transmit and one Receive path (1T1R) ■ 20MHz and 40MHz bandwidth transmission ■ Short Guard Interval (400ns) ■ DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■ Switch diversity for DSSS/CCK ■ Hardware antenna diversity ■ Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast	Standards Supported	
■802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services  WLAN MAC Features  ■Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU) ■Low latency immediate High-Throughput Block Acknowledgement (HT-BA) ■PHY-level spoofing to enhance legacy compatibility ■Power saving mechanism ■Channel management and co-existence ■Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth ■IEEE 802.11n OFDM ■One Transmit and one Receive path (1T1R) ■20MHz and 40MHz bandwidth transmission ■Short Guard Interval (400ns) ■DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■Switch diversity for DSSS/CCK ■Hardware antenna diversity ■Selectable receiver FIR filters ■Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast	Standards Supported	
authentication services  WLAN MAC Features  Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)  Low latency immediate High-Throughput Block Acknowledgement (HT-BA)  PHY-level spoofing to enhance legacy compatibility Power saving mechanism  Channel management and co-existence  Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth  IEEE 802.11n OFDM  One Transmit and one Receive path (1T1R)  20MHz and 40MHz bandwidth transmission  Short Guard Interval (400ns)  DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  WLAN PHY Features  WLAN PHY Features  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■IEEE 802.11e QoS Enhancement (WMM)
WLAN MAC Features  Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)  Low latency immediate High-Throughput Block Acknowledgement (HT-BA)  PHY-level spoofing to enhance legacy compatibility Power saving mechanism  Channel management and co-existence  Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth  IEEE 802.11n OFDM One Transmit and one Receive path (1T1R) 20MHz and 40MHz bandwidth transmission Short Guard Interval (400ns) DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  WLAN PHY Features  WLAN PHY Features  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n Switch diversity for DSSS/CCK Hardware antenna diversity Selectable receiver FIR filters Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■802.11i (WPA, WPA2). Open, shared key, and pair-wise key
Low latency immediate High-Throughput Block Acknowledgement (HT-BA)  ■ PHY-level spoofing to enhance legacy compatibility ■ Power saving mechanism ■ Channel management and co-existence ■ Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth ■ IEEE 802.11n OFDM ■ One Transmit and one Receive path (1T1R) ■ 20MHz and 40MHz bandwidth transmission ■ Short Guard Interval (400ns) ■ DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■ Switch diversity for DSSS/CCK ■ Hardware antenna diversity ■ Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		authentication services
(HT-BA)  PHY-level spoofing to enhance legacy compatibility Power saving mechanism Channel management and co-existence Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth  IEEE 802.11n OFDM One Transmit and one Receive path (1T1R) 20MHz and 40MHz bandwidth transmission Short Guard Interval (400ns) DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  WLAN PHY Features  PFORT A SAME SAME SAME SAME SAME SAME SAME SA	WLAN MAC Features	■Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)
PHY-level spoofing to enhance legacy compatibility Power saving mechanism Channel management and co-existence Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth  IEEE 802.11n OFDM One Transmit and one Receive path (1T1R) 20MHz and 40MHz bandwidth transmission Short Guard Interval (400ns) DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n Switch diversity for DSSS/CCK Hardware antenna diversity Selectable receiver FIR filters Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■Low latency immediate High-Throughput Block Acknowledgement
□ Power saving mechanism □ Channel management and co-existence □ Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) □ bursting for higher multimedia bandwidth □ IEEE 802.11n OFDM □ One Transmit and one Receive path (1T1R) □ 20MHz and 40MHz bandwidth transmission □ Short Guard Interval (400ns) □ DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble □ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 □ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n □ Switch diversity for DSSS/CCK □ Hardware antenna diversity □ Selectable receiver FIR filters □ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		(HT-BA)
■ Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth  ■ IEEE 802.11n OFDM ■ One Transmit and one Receive path (1T1R) ■ 20MHz and 40MHz bandwidth transmission ■ Short Guard Interval (400ns) ■ DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■ Switch diversity for DSSS/CCK ■ Hardware antenna diversity ■ Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		
bursting for higher multimedia bandwidth  IEEE 802.11n OFDM One Transmit and one Receive path (1T1R)  20MHz and 40MHz bandwidth transmission Short Guard Interval (400ns) DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n Switch diversity for DSSS/CCK Hardware antenna diversity Selectable receiver FIR filters Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■Channel management and co-existence
■IEEE 802.11n OFDM ■One Transmit and one Receive path (1T1R) ■20MHz and 40MHz bandwidth transmission ■Short Guard Interval (400ns) ■DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■Switch diversity for DSSS/CCK ■Hardware antenna diversity ■Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS)
One Transmit and one Receive path (1T1R)  ■20MHz and 40MHz bandwidth transmission ■Short Guard Interval (400ns) ■DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■Switch diversity for DSSS/CCK ■Hardware antenna diversity ■Selectable receiver FIR filters ■Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		bursting for higher multimedia bandwidth
■ 20MHz and 40MHz bandwidth transmission ■ Short Guard Interval (400ns) ■ DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 ■ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n ■ Switch diversity for DSSS/CCK ■ Hardware antenna diversity ■ Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■IEEE 802.11n OFDM
Short Guard Interval (400ns)  DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■One Transmit and one Receive path (1T1R)
■DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  ■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  ■ Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  ■ Switch diversity for DSSS/CCK  ■ Hardware antenna diversity  ■ Selectable receiver FIR filters  ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■20MHz and 40MHz bandwidth transmission
preamble  WLAN PHY Features  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		Short Guard Interval (400ns)
WLAN PHY Features  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		■DSSS with DBPSK and DQPSK, CCK modulation with long and short
Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		preamble
Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast	WI AN DHY Features	■ OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation.
<ul> <li>Switch diversity for DSSS/CCK</li> <li>Hardware antenna diversity</li> <li>Selectable receiver FIR filters</li> <li>Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast</li> </ul>	WEARTHTEACATCS	Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6
<ul> <li>Hardware antenna diversity</li> <li>Selectable receiver FIR filters</li> <li>Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast</li> </ul>		■Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n
■ Selectable receiver FIR filters ■ Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		Switch diversity for DSSS/CCK
Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping Fast		Hardware antenna diversity
quantization noise against increased probability of clipping Fast		■Selectable receiver FIR filters
■receiver Automatic Gain Control (AGC)		
- reserver Automatic Gam Control (AGC)		■receiver Automatic Gain Control (AGC)

On-chip ADC and DAC
---------------------

# 4. DC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Units
VD33A,	3.3V I/O Supply	3.135	3.3	3.465	V
VD33D	Voltage				
VD12A,	1.2V Core	1.10	1.2	1.32	v
VD12D	Supply Voltage				
VD15A,	1.5V Supply	1.425	1.5	1.575	v
VD15D	Voltage				
IDD33	3.3V Rating	_	-	600	mA
	Current				

# **5.The main performance of product**

Item	Description		
The supported protocol and standard	IEEE 802.11n, IEEE 802.11g,EE 802.11b		
Interface type	SDIO 1.1/ 2.0/ 3.0		
The range of frequency	2.4-2.484GHZ		
The amount of working Channel	1-11 (America, Canada);1-13 (China, Europe);1-14 (Japan)		
Data Modulation	OFDM/DBPSK/DQPSK/CCK		
Working Mode	Infrastructure, Ad-Hoc		
The transmitting rate	135/54/48/36/24/18/12/9/6 /1M(self-adapting)		
Spread spectrum	DSSS		
	54/135M:-74dBm@10%PER,		
Sensitivity @PER	11M: <u>-85dBm@8%PER</u>		
Sensitivity WPER	6M: <u>-88dBm@10%PER</u> ,		
	1M: <u>-90dBm@8%PER</u>		
	135M:15dBM,		
RF Power	54M:15dBM,		
	11M:19dBM		
Throughput	90Mbps(external 2dbi antenna ,damping 40dbm in Shielding box )		

The connect type of	Connect to the external antenna through the half hole
Antenna	Connect to the external antenna through the nan noie
LED indicator	status indicator
The transmit distance	Indoor 100M, Outdoor 300M, according the local environment
Working Power consumption	180MA
MENS(L*W*H)	14.1MM*12.5*0.8MM
The chipset model	RTL8189ES-CG

# 6. DC/RF characteristics

Terms	Contents			
Specification : IEEE802	2.11b			
Mode	DSSS / CCK			
Frequency	2412 – 2484MHz			
Data rate	1, 2, 5.5, 11Mbps			
DC Characteristics	min	Тур.	max.	unit
TX mode	305	309	311	mA
Rx mode	175	180	181	mA
Standby mode	140	145	146	uA
Specification: IEEE802	.11g			
Mode	OFDM			
Frequency	2412 - 2484MHz			
Data rate	6, 9, 12, 18, 24, 36, 48, 54Mbps			
DC Characteristics	min	Тур.	max.	unit
TX mode	244	245	245	mA
Rx mode	182	185	186	mA
Standby mode	143 145 146 uA			
Specification: IEEE802	.11n			
Mode	OFDM			
Frequency	2412 - 2484MHz			
Data rate	6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps			
DC Characteristics	min	Тур.	max.	unit
TX mode	240	242	244	mA
Rx mode	189	190	191	mA
Standby mode	144	145	146	uA

# 7. The block diagram of product principle





Figure 12Single-Band 11n (1x1) Solution

# 8. The supported platform


Operating System	CPU Framework	Driver
WIN2000/XP/VISTA/WIN7	X86 Platform	Enable
LINUX2.4/2.6	ARM, MIPSII	Enable
WINCE5.0/6.0	ARM ,MIPSII	Enable

# 9. The definition of product Pin




Top and bottom view

# 10. The Structure and Size of product




WNZ7916 (no on-board antenna)



WNZ7915 / WNZ7915(E)


# 11: The 6<sup>th</sup> Pin connect to antenna, please refer to design demand



a) The current of 3.3V power supply must be >300mA, its ripple wave must be <30mV. The GND pins of module and external antenna need to be an incorporated part. The ground plane should be larger, module and antenna should keep far away from interference source.


- b) The sixth pin is 2.4G high frequency output, coplanar impedance of layout line between this pin to antenna interface should be  $50\Omega$ , we suggest use arc line or straight line, and beside the line there will be ground plane that its length as shout as possible, the longest length is no more than 50mm.
- c) L1, C1, C2 constitute a  $\pi$ -type network that we preset, please make it close to antenna interface, this  $\pi$ -type network is used to match the antenna parameters and control the radiation. It should be adjusted according to the real condition when being used. Normally you can only mount L1 that its parameters are: 10pF, NPO material. No need C1 and C2

# 12. Tpical Solder Reflow Profile



TCx	RA	MP	SOAP Betwee	n 150 to 210 °C	Refler	220°C	Peak Tem	perature TC	100	
2	1.4	-7%	99.4	31%	53.8	38%	243.1	62%	*	
3	1.4	-4%	100.5	35%	51.5	15%	241.0	20%		- 1
4	1.4	-5%	101.4	38%	54.4	44%	244.7	93%		- 3
Different in Temp	0.04		1.99		2.92		3.65			1.0
P.2	1.4	-7%	99.4	31%	63.8	38%	243.1	62%		
P.3	1.4	-4%	100.5	35%	51.5	15%	241.0	20%		
P.4	1.4	-5%	101.4	38%	54.4	44%	244.7	93%		
Different in Temp	0.04		1.99		2.92		3.65	- "	111111111111111111111111111111111111111	1//


# 13. I/O Interface Characteristics



**SDIO/GSPI Interface Characteristics** 

NO	Parameter	Mode	MIN	MAX	Unit
fpp	Clock frequency	Default	0	25	MHz
		HS	0	50	MHz
T <sub>WL</sub> C	Clock low time	DEF	10		ns
		HS	7		ns
$T_{WH}$	Clock high time	DEF	10		ns
		HS	7		
T <sub>ISU</sub>	Input setup time	DEF	5	-	ns
		HS	6	- 1	
T <sub>IH</sub>	Input hold time	DEF	5		ns
		HS	2		
Todly	Output delay time	DEF		14	ns
	The state of the s	HS		14	

The SDIO Interface Timing Parameters



**SDIO Interface Characteristics** 

*	Min	Typical	Max	Unit
T <sub>33ramp</sub> '			No Limit	ms
Toff	250	500	1000	ms
T <sub>33ramp</sub>	0.1	0.5	2.5	ms
T <sub>12ramp</sub>	0.1	0.5	1.5	ms
Tpor	2	2	8	ms
T <sub>non-rdy</sub>	1	2	10	ms

**SDIO Interface Power On Timing Parameters** 

# 14. Order Information

Part No	Description	
WNZ-7915	On-bard Antenna	
	出廠預設使用板载天线	
WNZ-7915 E	Using external Antenna	
	出廠預設使用外挂天线	
WNZ-7916	Using external Antenna, cut on-board Antenna	
	外挂天线	

# 15. Antenna Configuration for WNZ-7915

