
### Hammerhead XRT-Centrino Tablet





|       |     | REVISIONS   |     |  |
|-------|-----|---|-----|--|
| ECO#  | REV | DESCRIPTION OF CHANGE                                   | BY  |  |
| 18687 | G   | G1. SHEET 13 - CHANGED J5 FROM 3 PIN CONNECTOR TO 4 PIN | TET |  |
|       |     |   |     |  |


| Ιr         | ndex  |
|------------|---|
| 02)<br>03) | Block Diagram<br>Pentium-M CPU (1/2)<br>Pentium-M CPU (2/2) |
| 04)        | CPU Thermal Sensor & ITP<br>CL-408 Clocking                 |
| 06)        | North Bridge 855GME (1/3)<br>North Bridge 855GME (2/3)      |
|            | North Bridge 855GME (2/3)                                   |
| 09)        | North Bridge Circuitry                                      |
|            | DDR SO-DIMMO  |
|            | DDR Serial Termination DDR Parallel Termination             |
| 13)        | LVDS  |
|            | ICH4-M (1/3)<br>ICH4-M (2/3)                                |
|            | ICH4-M (3/3)  |
|            | IDE / Option Board Connector                                |
|            | CardBus PCI (1/2)<br>CardBus Socket (2/2)                   |
| 20)        | I/O Board Connector   |
|            | AC97 Audio CODEC<br>USB Connector                           |
|            | Accelerometers  |
|            | FWH   |
|            | H8S System Management /Kybd<br>Pwr On & SMC Suspend Timer   |
| 27)        | Super I/O Controller  |
|            | Parallel, Serial, OEM Conn<br>V5 & V3.3 VRs                 |
| 30)        | IMVP-IV VR Controller                                       |
|            | Pwr Good / CPU Decoupling                                   |
|            | V1.8/1.5/1.2/1.05 VRs<br>DDR VR                             |
| 34)        | Power Sequencing  |
|            | Power Flow and Budget<br>Board & EMI Information            |


EXPORT CONTROLLED - WARNING - THIS DOCUMENT CONTAINS INFORMATION SUBJECT TO THE US INTERNATIONAL TRAFFIC IN ARMS REGULATIONS (ITAR) OR THE US EXPORT ADMINISTRATION REGULATIONS (EAR). THIS INFORMATION MAY NOT BE EXPORTED, RELEASED, OR DISCLOSED TO FOREIGN NATIONALS WITHOUT FIRST COMPLYING WITH THE EXPORT LICENSING REQUIREMENTS OF THE ITAR AND/OR EAR. INCLUDE THIS NOTICE WITH ANY REPRODUCED PORTION OF THIS DOCUMENT.


| THE INFORMATION DISCLOSED IN THIS<br>DOCUMENT IS PROPRIETARY DATA OF<br>DRS TACTICAL SYSTEMS, INC.<br>AND MAY NOT BE REPRODUCED, USED, O<br>DISCLOSED WITHOUT THE PRIOR WRITTE! |       |           | DRS TECHNOLOGIES  | DRS TACTIC | AL SY | STEMS | 5, IN | iC. |
|---|-------|-----------|-------------------|------------|-------|-------|-------|-----|
| AUTHORIZATION OF<br>DRS TACTICAL SYSTEMS, INC.  | TITLE |           |                   |            |       |       |       |     |
| DISTRIBUTION AUTHORIZED FOR USE PER DOCUMENT NUMBER 9120-02737-0100. VALIDATION REQUIRED FOR PLANNING.  | sc    | HEMAT     | TC - PCB, CORE, C | ENTRIN     | 0     |       |       |     |
| TESTING, INSPECTION, MANUFACTURING,   | SIZE  | CAGE Code | DOCUMENT NUMBER   |            |       |       |       | REV |
| PROCUREMENT AND QUOTES.   | c     | 1RWE7     | 9200-15140-0000   |            |       |       |       | G   |
| ELECTRICAL INTERPRETATION IN<br>ACCORDANCE WITH ANSI Y32.2-1975,<br>CSA 299-1975, OR IEEE Std 315-1975<br>UNLESS OTHERWISE SPECIFIED  | SCALE |           | 1                 | SHEET      | 1     | OF    | 36    |     |






































See section 4.1.3.5 and table 8.






















Layout note: Place capacitors as near to the DDR connector as possible.





DISCLOSURE OF THE DATA ON THIS
PAGE IS SUBJECT TO THE DISTRIBUTION,
AUTHORIZATION, PROPRIETARY DATA
AND EXPORT CONTROL RESTRICTIONS
ON THE TITLE PAGE OF THIS DOCUMENT.

SIZE CAGE COde
C 1RWE7 9200-15140-0000

ELECTRICAL INTERPRETATION IN
ACCORDANCE WITH ANSI Y32.2-1975,
CSA 299-1975, OR IEEE Std 315-1975
UNLESS OTHERWISE SPECIFIED

DRS TACTICAL SYSTEMS, INC.

TITLE

SCHEMATIC - PCB, CORE, CENTRINO


SIZE CAGE COde
C 1RWE7 9200-15140-0000


G


SCALE
NONE

SCALE
NONE


SCALE
NONE























ICH4 Pullups 5,10,14 SMB\_DATA\_S 5,10,14 SMB\_CLK\_S RP63B 2 7 8.2K 14.17.18 PCLFRAME#
14.17.18 PCLIRDY#
14.17.18 PCLIRDY#
14.17.18 PCLSTOP#
14.17.18 PCLSTOP#
14.17.18 PCLSTOP#
14.17.18 PCLSERR#
14.17.18 PCLDEVSEL#
14.17.18 PCLDEVSEL#
14.17 PCLREO#
14.17 PCLREO#
14.17 PCLREO#
14.17 PCLREO#
14.17 INT.IR014
14.25 INT.IR014
14.25 INT.IR015
14 INT.PIROB#
14.18 INT.PIROB#
14.18 INT.PIROB#
14.17 INT.PIROB# 15,27 LPC\_PME# 17 PCI\_RE064# 17 PCI\_RE064# 17 PCI\_RE064# 15,17,18,25,27 PM\_CLKRUN# 14,18,25 H\_RCIN# RP51B 2 RP51C 3 14 SM\_INTRUDER# +V3.3S R174 8.25K 4,6,15 PM\_THRM# 15,25,31 PM\_PWROK 15,25 PM\_RSMRST# +V3.3ALWAYS

DISCLOSURE OF THE DATA ON THIS PAGE IS SUBJECT TO THE DISTRIBUTION, AUTHORIZATION, PROPRIETARY DATA AND EXPORT CONTROL RESTRICTIONS ON THE TITLE PAGE OF THIS DOCUMEN


DRS DRS TACTICAL SYSTEMS, INC.


G


NONE

**SCHEMATIC - PCB, CORE, CENTRINO** 


| SIZE | CAGE Code | DOCUMENT NUMBER | C | 1RWE7 | 9200-15140 9200-15140-0000 ELECTRICAL INTERPRETATION IN ACCORDANCE WITH ANSI Y32.2-1975, CSA Z99-1975, OR IEEE Std 315-1975 SCALE SHEET 16 OF 36











|   | DRS DRS TACTICAL SYSTEMS, INC. |           |                    |         |    |    |    | NC. |
|---|--------------------------------|-----------|--------------------|---------|----|----|----|-----|
| DISCLOSURE OF THE DATA ON THIS<br>PAGE IS SUBJECT TO THE DISTRIBUTION,<br>AUTHORIZATION, PROPRIETARY DATA<br>AND EXPORT CONTROL RESTRICTIONS<br>ON THE TITLE PAGE OF THIS DOCUMENT. | SC                             | =         | TIC - PCB, CORE, ( | CENTRIN | 0  |    |    |     |
|   | SIZE                           | CAGE Code | DOCUMENT NUMBER    |         |    |    |    | REV |
|   | С                              | 1RWE7     | 9200-15140-0000    |         |    |    |    | G   |
| LECTRICAL INTERPRETATION IN<br>CCORDANCE WITH ANSI Y32.2-1975,<br>SA 299-1975, OR IEEE SIG 315-1975<br>NLESS OTHERWISE SPECIFIED  | SCAL                           | 1         | 1                  | SHEET   | 18 | OF | 36 | i   |





































































### GROUP: V3 V5 Supply







#### GROUP: IMVP IV Controller






## VCore HF and Bulk Decoupling








# VCCP Decoupling




## Power Good Circuitry























# Power On Sequence








| Voltage | S0,S1  | S3,S5 |
|---------|--------|-------|
| 1.05v   | 3.19A  | 0A    |
| 1.2v    | 1.38A  | 0A    |
| 1.25v   | 2.2A   | 0A    |
| VREF    | 100mA  | 0A    |
| 1.5v    | 1.007A | 16mA  |
| 2.5v    | 6.65A  | 163mA |
| 3.3v    | 1.42A  | 1mA   |
| 5.0v    | 2A     | 5mA   |
| 12v     | 200mA  | 0A    |
| -12v    | 0A     | 0A 0A |
| 1.8V    | 300mA  |       |
| IMVP    | 9A     |       |
|         |        |       |
|         |        |       |





### HAMMERHEAD XRT-CENTRINO

### Voltage Wells

Primary DC system power supply (10 to 21V) +VCC\_CORE Core voltage for processor +VCCP 1.05V rail for processor PSB, 855-GME PSB 1.8V for processor PLL and VID circuitry +V1.8S +V1.2S 1.2V for 855-GME core 1.25V DDR Termination voltage +V1.25S +V1.5S 1.5V switched power rail (off in S3-S5) 1.5V always on power rail 1.5V power rail (off in S4-S5) +V1.5ALWAYS +V1.5 2.5V power rail for DDR 3.3V always on power rail 3.3V power rail (off in S4-S5) +V2.5 +V3.3ALWAYS +V3.3 3.3V switched power rail (off in S3-S5) 5.0V for ICH4 VCC5REFSUS +V3.3S +V5ALWAYS 5.0V power rail (off in S4-S5) +V5 +V5S 5.0V switched power rail (off in S3-S5)

### I2C / SMB Addresses

| Device  | Address  | Hex                  | Bus  |
|---|--|----------------------|--|
| SO-DIMMO<br>CLOCK CHIP<br>SPREAD CLK<br>THERMAL CHP | 1010 000x<br>1101 001x<br>1101 010x<br>1001 100x | A0<br>D2<br>D4<br>98 | SMB_ICH_S<br>SMB_ICH_S<br>SMB_ICH_S<br>SMB_ICH |
|   |  |                      |  |

### EMI Information

| 66 MHz C<br>33 MHz C<br>33 MHz F<br>14.1MHz C<br>48 MHz D | CLK66<br>CLK33<br>PCICLK | 3v66<br>PCI_F<br>PCI | CPU GMCH DebugPort<br>GMCH ICH4<br>ICH4 SIO FWH<br>Option Connector |
|---|--------------------------|----------------------|---|
| 33 MHz C<br>33 MHz F<br>14.1MHz C<br>48 MHz D             | CLK33<br>PCICLK          | PCI_F<br>PCI         | ICH4 SIO FWH  |
| 33 MHz F<br>14.1MHz C<br>48 MHz D                         | CICLK                    | PCI                  |   |
| 14.1MHz C<br>48 MHz D                                     |                          |                      | Option Connector  |
|   | T.K14                    |                      |   |
|   |                          | REF0                 | ICH4 SIO  |
|   | OTCLK                    | 48MHz                | GMCH  |
| 48/66 S   | SCCLK                    | VCH                  | GMCH (spreedSpc)  |
| 48 MHz U  | JSBCLK                   | 48MHz                | ICH4  |
| 33 MHz A  | CPICLK                   | INT_                 | ICH4  |
| 5-50MHz I   | AN_CLK                   | LAN_JCK              | KL ICH4   |
|   |                          |                      |   |
|   |                          |                      |   |
|   |                          |                      |   |

