









Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Monday, January 08, 2007		Sheet 1 of 1



Output Data

ROSTO (78)	GPO [0] Output
ROSTO (80)	GPO [1] Output
ROSTO2 (81)	TCOIN STV2 Output/Input
ROSTO3 (83)	TCOIN STV1 Output/Input
ROSTO4 (84)	TCOIN QV2 Output
ROSTO5 (86)	TCOIN PEG Output
ROSTO6 (87)	TCOIN LQ2 Output
ROSTO7 (89)	TCOIN VQOIN Output
GOOTO (90)	GPO [2] Output
GOOTO1 (92)	GPO [3] Output
GOOTO2 (100)	TCOIN STV2 Output
GOOTO3 (102)	TCOIN STV1 Output
GOOTO4 (103)	TCOIN STV2 Output
GOOTO5 (105)	TCOIN CPH1 Output
GOOTO6 (107)	TCOIN CPH2 Output
GOOTO7 (109)	TCOIN CPH3 Output
ROSTO (110)	TCOIN R/L (STV)
ROSTO1 (111)	TCOIN U/D (STV)
ROSTO2 (113)	TCOIN Q2H
ROSTO3 (114)	TCOIN GPO [0]
ROSTO4 (116)	TCOIN GPO [1]
ROSTO5 (117)	TCOIN GPO [2]
ROSTO6 (119)	TCOIN GPO [3]
ROSTO7 (120)	TCOIN GPO [4]

Output Signal
RGB[8:8:8] &
T-Con

OPT5: BiTBUS/EEPROM MODE
OPT2: EEPRON BANK SELECTION
(NORMAL HIGH; JUMPER ON; LOW)

```
OPT1 : *BITBUS_SCL_SK
OPT0 : BITBUS_SDA_DO
```


Option Setting note("-": FIX):

- OP6: HIGH(VCC)
- OP5: BITBUS /EEROM (Select by Jumper)
- OP4: HIGH(VCC)
- OP3: LOW(GND); default BitBUS mode
- OP2: Bank Select (Select by Jumper)
- OP1: BitBUS CLK (via 4.7k to VCC)
- OP0: BitBUS SDA (via 4.7k to VCC)

OP6	OP5	OP4	OP3	OP2	OP1	OP0	Mode
0	X	X	X	X	X	X	ROM OPTION
1	0	X	X	X	SCL	SDA	EEPROM 24C08
1	0	0	CS	DS	DS	SDA	EEPROM 93C06
1	1	1	0	--	SCL	SDA	EEPROM Mode
1	1	1	1	0	SCL	SDA	I2C Mode

Bank Select	1	1	1	GAMMA TABLE
	0	X	X	SINGLE BANK
	1	X	0	BANK 1, 2
	1	X	1	BANK 3, 4


Title			
<Title>			
Size	Document Number		Rev
CustomDoc			<Rev Code>
Date:	Monday, January 08, 2007	Sheet	2 of 5



VCOM_OUT	VCOM	30	30
VGL	VEE	29	29
STH1	STHL	28	28
CPH3	CL13	27	27
CPH2	CL12	26	26
CPH1	CL11	25	25
OE1	INH	24	24
GND AP	RESET	23	23
R/L	RL	22	22
MOD	SEQ/SIM	21	21
STH2	STHR	20	20
GND AP	DGND	19	19
A ROUT	VR	18	18
A GOUT	VS	17	17
A BOUT	VB	16	16
VDD2_PL	VDD2	15	15
GND AP	AGND	14	14
GND AP	AGND	13	13
VGH	VGH	12	12
VGL OFF	VGL	11	11
GND AP	DGND	10	10
LD	OE	9	9
CLK	OE	8	8
STV2	STV	7	7
U/D	U/D	6	6
GND AP	DGND	5	5
VDD1_PL	VDD1	4	4
		3	3
		2	2
		1	1

CONN FLEX 30/SM

LG 7":
VDD1 = 3.3V
VDD2 = 5V
VGH = +16.5V
VEE = -14.5
VGL ac = 5Vp-p
VGL dc = -11.5V



MAIN CHANNEL ENTERPRISES LIMITED			
Title		<Title> INVERTER	
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Monday, January 08, 2007	Sheet	4 of 5

