

Change from Rev1.0 to Rev 1.1

A. PCI BUS CHANGE IN PAGE 5 AND 6

1. in page 5 change wire connected to r218 from PCI_AD30 to PCI_AD29, to keep same config as MSR50
2. in page 6 change wire connected to r220 from PCI_AD29 to PCI_AD30, to keep same config as MSR50
3. Move r210 and r156 from bottom to top, in case we don't use pci on bottom.
4. Connect to foot to ground

B. CONSOLE (UART) AND HEAT CONTROL CHANGE IN PAGE 8

5. pin defined as 9pin DTE, need cross over cabel to connect to a PC, swaped pin2 and pin3
6. use fast uart (uart0) as console, also connect uart1 to the same port with a 0 ohm dnp resistor.
7. U27 TC620_8soic, swap pin 6 and 7, also change si9433 to FDN342P

C. POWER REGULATORS CHANGE IN PAGE 4

- 9 add 3V3 SUPERVISOR U57, IT DELAY 3V3 FAILURE BY 140 MS, KEEP RST OUT LOW WHICH DISABLE 1V3 OUTPUT.
10. change c261 from 0.1u(0603) to 4.7u(0805), change c248 from 8200p to 1000p, same footprint, change c259 from 33u to 150u, same footprint.
11. added a 4.7u c309 between pin 1 and 2 of U39.
12. fix poe footprint error.

D. IN PAGE 3

13. change R154, R202, R165, R159, R155 from 10k to 10k_DNP
14. make many change around U35
15. change symble U1B in page 3, Sort EX_DATA0 to 15 from top to bottom, to make same as EX_DATA bus order
16. change at uart interface, connect uart0 (fast uart) to 232 transceiver(rxdata and txdata). use 0ohm res DNP connect uart1 to another pair of transceiver(cts, rts).

E. IN PAGE9

- 11 pull addr[1:0] high, keep same as msr50 old config. phyl are eth0, phyl is eth1

Add D22 in page 8

add 1.6p cap in page5 and 6,

add 1.6p and 10pcap in page8

swap r133 and r218 on schematic only, reason is silkscreen and location is not match

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Wednesday, August 16, 2006		Sheet 1 of 1


Factory Part Speed	EX_ADDR 23 22 21	Actual Speed
533 MHz	1 0 0	533 MHz
533 MHz	0 0 1	400 MHz
533 MHz	0 1 1	266 MHz
400 MHz	1 0 0	400 MHz
400 MHz	0 1 1	266 MHz
266 MHz	1 0 0	266 MHz

PULL EX_ADDR0 LOW 16BIT FLASH	EX_ADDR0	R150	10K
PULL EX_ADDR4 33MPC1 BUS	EX_ADDR4	R151	10K
	EX_ADDR21	R152	10K
	EX_ADDR22	R153	10K
	EX_ADDR23	R154	10K


DO NOT LOAD R154

change R154, R202, R165, R159, R155 from 10k to 10k_DNP









EX_ADDR17	R155	10K
EX_ADDR18	R156	10K
EX_ADDR19	R157	10K_DNP
EX_ADDR20	R158	10K_DNP
EX_ADDR21	R159	10K_DNP
EX_ADDR22	R160	10K_DNP
EX_ADDR23	R161	10K_DNP




change symble U1B, Sort EX_DATA0 to 15 from top to bottom, to make same as EX_DATA bus order





a 0.1uf ceramic capacitor is required across each VCC/VSS and VCCQ signal. Capacitors should be palced as close as possible to device connections





Title	MSR75
Size	Document Number
B	<Doc>
Date	Friday, November 24, 2006
Sheet	3 of 10
Rev	1.1



















Match the trace lengths of PCI_CLK_0 TO PCI_CLK_3
AND PCI_CLK_425



SLAVE ADDRESS OF LM75A IS
1001000B






put each 1.6 an 10 p cap near each resistor and q1.
trace between Q1 and R147 R148 R211 R212, need 40mil



Title		
MSR75		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Friday, November 24, 2006	Sheet 8 of 10

Keep transmit and receive pairs away from each other.
 On difference side of the board
 put r22 , r31, r38near to u6
 c12 c36 close to u6
 Keep T4 close to U6.
 keep clock trace as short as possible
 place c225 close to vccio and gnd
 "signal layer filling",
 control differential pair
 impedance to 100 ohm



Title		
MSR75		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Friday, November 24, 2006	Sheet 10 of 10