


2 LINK1 7 -4.7K-J-0402-1/16W/NI 7 3.3VD 1 R7 2 SPI_CLK -4.7K-J-0402-1/16W -4.7K-J-0402-1/16W/NI 3.3VD 1 R10 2 LINK0 >> LINK0 7 3.3VD 0 3.3VD 1 R11 2 WLAN LED —>>> WLAN_LED 8 GND 1 R12 2 -4.7K-J-0402-1/16W -4.7K-J-0402-1/16W 3.3VD 0 3.3VD 1 R14 2 LINK4 -4.7K J-0402-1/16W/NI 3.3VD 1 R15 2 SPI_MOSI >> SPI_MOSI 9 GND 1 R16 2 GND 1 R17 2 -4.7K-J-0402-1/16W -4.7K-J-0402-1/16W 3.3VD 1 R18 2 LINK3 -4.7K-J-0402-1/16W 3.3VD 0 3.3VD 1 R19 2 UART_TX 9 -4.7K-J-0402-1/16W/NI -4.7K-J-0402-1/16W 3.3VD O 3.3VD 1 R23 2 TXD -4.7K-J-0402-1/16W/NI 3.3VD 3.3VD 1 R22 2 LINK2 -4.7K-J-0402-1/16W/NI GND 1 R24 2 -4.7K-J-0402-1/16W GND 1 R25 2 -4.7K-J-0402-1/16W

RT5350 Boot Up Strapping

Pin Name	Description	Value=0	Value=1		
SPI_CLK	XTAL_FREQ _HI	20MHz	40MHz		
WLAN_LED_N	Big Endian	Little Endian	Big Endian		
EPHY_LED4_N	DRAM_FROM _EE	from boot strapping	from EEPROM		
{EPHY_LED3_N, EPHT_LED2_N}	DRAM_SIZE	INIC/AP(SDR) 0: 2MB/8MB 1: 8MB/16MB 2: 16MB/32MB 3: 32MB/64MB			
{EPHY_LED1_N, EPHT_LED0_N}	CPU_CLK _SEL	CPU clock select 0: 360MHz 1: Reserved 2: 320MHz 3: 300MHz			
{SPI_MOSI, TXD2, TXD}	CHIP_ MODE[2:0]	A vector to set chip function/test/debug modes 0 : Normal mode(boot fromSPI serial flash) 1 : iNIC-USB mode 2 : Reserved 3 : Reserved 4 : Reserved 5 : iNIC-PHY mode 6 : SCAN mode 7 : TEST/DEBUG mode			

		TENDA	1				
Title		A6					
Size B	Docu	ment Number					Rev
	Boot Strapping					1.0	
Date:	Fi	iday, March 23, 2012	Sheet	6	of	13	•
			1				



PHY address 5°d0 -> Internal PHY for port 0

PHY address 5°d1 -> Internal PHY for port 1

PHY address 5°d2 -> Internal PHY for port 2

PHY address 5°d3 -> Internal PHY for port 3

PHY address 5°d4 -> Internal PHY for port 4

PHY address 5°d5 -> default for the external Port 5

PHY address 5°d5 ~ 5°d31 are free for the external PHY.

