















Strapping		ö	
Description	Value=0	Value=1	
BOOT FROM	00 : 16bit flash* 01 : 8bit flash 10 : NAND Flash 11: Internal ROM		
CPU CLK SEL	320Mhz	384Mhz*	
BIG ENDIAN	Little*	Big	
Bypass PLL	Not Bypass*	Bypass	
Boot Addr	0x1FC00000*	0x1F000000	
Reserved			
GE MODE	Gagabit Port Mode 00 : RGMII (10/100/1000M bps)* 01 : MII(10/100M bps) 10 : Reversed MII(10/100M bps) 11 : Reversed		
Reserved			
Reserved			
INIC SDRAM	2MB*	8MB	
iNIC Config	NA	EEPROM /MA20	
	Description BOOT FROM CPU CLK SEL BIG ENDIAN Bypass PLL Boot Addr Reserved GE MODE Reserved Reserved iNIC SDRAM	Description	

	TE	INDA				
W368R						
Size C	Document Number 22-SDRAM-CFG.SCH					Re
Date:	Thursday, June 18, 2009	Sheet	7	of	14	_













