## CZC Digital technologies Co.,LTD

Board name: Mother Board Schematic

Project name: T9

Version: VerB

Start Date: May 7,2008

VerA Release Data:

- 1. System Block Diagram & Schematic page description;
- 2. Power Block Diagram & Discription;
- 3. Annotations & information;
- 4. Schematic modify Item and history;
- 5. Power on & off Sequence;
- 6. ACPI Mode Switch Timings;
- 7. Power On Sequence Map;
- 8. CLOCK Distribution;

Hardware drawing by:	Hardware check by:	EMI Check by:


Power drawing by: Power check by:

Manager Sign by:


(	CZC Technology	,	Fo	x Ye	
Title	BLOCK DIAGRAM				
Size A4	Project Name T9				Rev B
Date: W	ednesday, August 13, 2008	Sheet	0	of	42

## Porject Name: NVX700\_T9

1. System Block Diagram & Schematic page description;



## 2. Power Block Diagram & Discription:



S0/S1	S3	S4	S5	DEVICE	MAX Power consumpti
х	х	х	х		
x				CPU	
х	х	x	х	EC	
x	х	x	х	VX700	
х				VX700,mini PCI_E, PCI LAN ICS952906,LCD,Audio	
X	x	х	х	CAMERA,USB	
х				CARDREADER,PANEL, SATA,AUDIO,CPU FAN	
x	х	х	х	VX700	
x				VX700	
х				СРИ	
х				CPU,VX700	
x	x			VX700,DDR2 SODIMM x1	
х				DDR2 SODIMM x1	

VX700							
	VIA C7M VCORE:0.724V-1.146V,15A,S0						
	VCCP:1.05V, A,S0 VCCA:1.5V,156mA,S0	VccCORE VREG 0.724V-1.146V,	Vccp/VccGMCH VREG 1.05V +/-3%	DDRII VREG 1.8V/0.9V	2.5 VREG 2.5V +/-5%	V1.5 VREG 1.5V +/-3%	V3.3 VREG 3.3V +/-5%

		CZC Technology	,	Fox Ye	,
	Title	Power block			
	Size C	Project Name T9			Rev B
	Date: V	ednesday, August 13, 2008	Sheet	0 0	42

