





PSU





CTRL


























LNA







Company:

ALLOGICS

Date: 2007-09-14	Design Name:
------------------	--------------

Date: 2007-09-14

DRAWN: JW PARK

CHKD: CLARK LEE	Sheet Title:
-----------------	--------------

CHKD: CLARK LE

CHKD: CLARK LEE	Sheet Title:
-----------------	--------------

CHRD. CLARK LEE	ADC & DAC (Baseband)
ADON. CLARK LEE	


APPRO: C1 ABK I EF	AC
--------------------	----


[illegible]

UNITED STATES GOVERNMENT	
--------------------------	--

[illegible]

6






Flash of 2410A





Company: ALOGICS

Date: 2007-09-14	Design Name: AWR-301_v0.4
DRWN: JW PARK	Sheet Title: External Mem of 2410
CHKD: CLARK LEE	
APRD: CLARK LEE	
REV: V0.4	Size: A4
DRWN NO: 9	Sheet: 9 of 13




NOTE:
U5 is configured as follows:


U5 is configured as follows:



Company: ALOGICS


Date:	2007-06-14	DesignName:	AWR-301_v0.4
Drawn By:	JAVIER	Sheet No.:	1
Checked By:	CLARK LEE	Sheet Title:	FPGA1 (BANK 1,2,3,4)
Rev:	V0.4	Rev. A:	Rev. A
Rev. B:	Rev. B	Rev. C:	Rev. C
Rev. D:	Rev. D	Rev. E:	Rev. E
Rev. F:	Rev. F	Rev. G:	Rev. G
Rev. H:	Rev. H	Rev. I:	Rev. I
Rev. J:	Rev. J	Rev. K:	Rev. K
Rev. L:	Rev. L	Rev. M:	Rev. M
Rev. N:	Rev. N	Rev. O:	Rev. O
Rev. P:	Rev. P	Rev. Q:	Rev. Q
Rev. R:	Rev. R	Rev. S:	Rev. S
Rev. T:	Rev. T	Rev. U:	Rev. U
Rev. V:	Rev. V	Rev. W:	Rev. W
Rev. X:	Rev. X	Rev. Y:	Rev. Y
Rev. Z:	Rev. Z	Rev. AA:	Rev. AA
Rev. AB:	Rev. AB	Rev. AC:	Rev. AC
Rev. AD:	Rev. AD	Rev. AE:	Rev. AE
Rev. AF:	Rev. AF	Rev. AG:	Rev. AG
Rev. AH:	Rev. AH	Rev. AI:	Rev. AI
Rev. AJ:	Rev. AJ	Rev. AK:	Rev. AK
Rev. AL:	Rev. AL	Rev. AM:	Rev. AM
Rev. AN:	Rev. AN	Rev. AO:	Rev. AO
Rev. AP:	Rev. AP	Rev. AQ:	Rev. AQ
Rev. AR:	Rev. AR	Rev. AS:	Rev. AS
Rev. AT:	Rev. AT	Rev. AU:	Rev. AU
Rev. AV:	Rev. AV	Rev. AW:	Rev. AW
Rev. AX:	Rev. AX	Rev. AY:	Rev. AY
Rev. AZ:	Rev. AZ	Rev. BA:	Rev. BA
Rev. BB:	Rev. BB	Rev. BC:	Rev. BC
Rev. BD:	Rev. BD	Rev. BE:	Rev. BE
Rev. BF:	Rev. BF	Rev. BG:	Rev. BG
Rev. BH:	Rev. BH	Rev. BI:	Rev. BI
Rev. BJ:	Rev. BJ	Rev. BK:	Rev. BK
Rev. BL:	Rev. BL	Rev. BM:	Rev. BM
Rev. BN:	Rev. BN	Rev. BO:	Rev. BO
Rev. BP:	Rev. BP	Rev. BQ:	Rev. BQ
Rev. BR:	Rev. BR	Rev. BS:	Rev. BS
Rev. BT:	Rev. BT	Rev. BU:	Rev. BU
Rev. BV:	Rev. BV	Rev. BW:	Rev. BW
Rev. BX:	Rev. BX	Rev. BY:	Rev. BY
Rev. BZ:	Rev. BZ	Rev. CA:	Rev. CA
Rev. CB:	Rev. CB	Rev. CC:	Rev. CC
Rev. CD:	Rev. CD	Rev. CE:	Rev. CE
Rev. CF:	Rev. CF	Rev. CG:	Rev. CG
Rev. CH:	Rev. CH	Rev. CH:	Rev. CH








FEY: V.0.4	Size: A4	DRAWING NO.	Sheet: 12 of 13
------------	----------	-------------	-----------------

RF module











RFP-2590-33-27

RF PART




PREPARED	CHECKED	CONFIRMED	APPROVED	TITLE:		
				RFP-2590-33-27 RFHIC		
				Designed by: N.I.LEE	Drawn By: N.I.LEE	RF PART
				DATED: 2008.02.29	SIZE: A1	REVISION: 1.0 SHEET: 1 OF 2

DC PART



ARLAM PART



PREPARED	CHECKED	CONFIRMED	APPROVED	TITLE:			RFP-2590-33-27	RFHIC
				Designed by: N.I.LEE	Drawn By: N. I. LEE	CON PART		
/	/	/	/	DATED: 2007.08.20.	SIZE: A1	REVISION: 1.0	SHEET: 2 OF 2	