





PSU





CTRL

































LNA






File	W:\MAX DOT SW LMA 1W CON		
Pages	Document Number	Rev	Rev Code
A3	<Doc>		
Page	Saturday, October 27, 2007	Sheet	1 of 2







Company:

ALLOGICS

Date: 2007-09-14	Design Name:
------------------	--------------

DATE: 2007-09-14

AWR-301 v0.4


DESIGN: JW PARK

CHKD: CLARK LEE	Sheet Title:
-----------------	--------------

ADC & DAC (Baseband)

REV: V0.4	Size: A4	DRWN NO:
-----------	----------	----------


DRWN NO:	Sheet: 5 of 13
----------	----------------



DN0/DP0: USB HOST
DN1/DP1: USB Device


ALLOGICS

Date: 2007-09-14	Design Name: AWR-301_v0.4	Sheet Title: S3C2410A 2 & FRAM
CHIC: CLARK LEE		
DRWN: JW PARK		
APRD: CLARK LEE		
REV: V0.4	Size: A4	Sheet: 7 of 13






ALLOGICS


Design Name:		AWR-301_v0.4	
Date:	2007-09-14		
DRWN:	JW PARK		
CHCD:	CLARK LEE		
APRD:	CLARK LEE		
Sheet Title:		External Mem of 2410	
REV:	V0.4	Size:	A4
DRWN NO:		Sheet:	9 of 13




NOTE:
1. All pins are configured as inputs.












ALGOS


Doc#	301-14
Doc#Name	AWR-301_V0.4
Doc#Rev	001
Doc#Date	2007-01-14
Doc#Author	SDM
Doc#Checked	SDM
Doc#Approved	SDM
Doc#Status	001
Doc#Page	15 of 15

RF module












RF PART



DC PART



ARLAM PART



PREPARED	CHECKED	CONFIRMED	APPROVED	TITLE:			RFP-2590-33-27	RFHIC
				Designed by: N.I.LEE	Drawn By: N. I. LEE	CON PART		
/	/	/	/	DATED: 2007.08.20.	SIZE: A1	REVISION: 1.0	SHEET: 2 OF 2	