


Clawhammer HT Interface


LAYOUT: Place HT bypass caps on topside near unconnected Clawhammer HT Link






	J&W					
Title	AM2+ HT I/F					
Size Custorr	Document Number RS740/780+SB70	0+AM2+				Rev 1.0
Date:	Monday, August 18, 2008	Sheet	2	of	34	

Clawhammer DDR Interface




VCCDDR O RU3 15/1% MEM_CPU_VREF







E		J&W			
	Title	AM2+ CNTL/M	ISC I/F		
			0+AM2+		Rev 1.0





	J&W			
Title	AM2+ POWER	2		
Size Custorr	Document Number RS740/780+SB70	0+AM2+		1.(





| Title | DDRII SLOT2-CHANNEL B0 | Size | Document Number | Custom | R\$\text{R\$'}\text{R\$'}\text{R\$'}\text{R}'\text{7}\text{0}\text{7}\text{80}\text{-\$\$SHOOHAM2+} | Date: Monday, August 18, 2008 | Sheet 7 of 34






	RS740	RX780/RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5


	RS740	RX780/RS780
GPP X4 CONNECTOR	GPP[2:0]	GPP[3:0]
GPP X1 CONNECTOR		GPP4
GIGABIT ETHERNET	GPP3	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

J&W RS740/780 PCIE I/F Document Number 1.0 RS740/780+SB700+AM2+ Date: Monday, August 18, 2008 Sheet





RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVDD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVDD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC



RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8

10 RS740_DFT_GPIO1 RS780

Note: for RX780 (RX780_DFT_GPIO1) to 1K accordingly

Note: for RX780, change following pull-down resistor to 1K accordingly (RX780 DFT GPIO5)

10 RS740_DFT_GPIO3 \(\) \(\begin{align*}{ccc} \begin{align*}{ccc} \ R218 \\ \align* \align* \align* \align* \left* \\ \align* \align

Note: for RX780, change following pull-down resistor to 1K accordingly (RX780 DFT GPIO4) (RX780 DFT GPIO3) (RX780 DFT GPIO2)

Note: for RX780, change following pull-down resistor to 1K accordingly (RX780_DFT_GPI00)

RS740/RX780/RS780: LOAD EEPROM STRAPS

```
Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values

0 : I2C Master can load strap values from EEPROM if connected, or use
default values if not connected

RS740: pin DFT GPIO1

RX780: pin DFT_GPIO1

RS780: pin SUS_STAT# GREEN E18
```

RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

```
Enables the Test Debug Bus using GPIO and/or memory IO
1: Disable (RS740/RS780); Disable (RX780)
0: Enable (RS740/RS780); Enable(RX780)
RS740: pin DFT GPIO5
RX780: pin DFT GPIO5
C_PR E17
```

RS740: STRAP_PCIE_SB/GPP_CFG[2:0] (Pins: RS740_DFT_GPIO[4:2])

```
These pin straps are used to configure PCI-E GPP mode.

111: register defined (register default to Config E) default

110: 4-0-0-0 Config A

101: 4-4-0-0-0 Config B

100: 4-2-2-0-0 Config C

011: 4-2-1-1-0 Config D

010: 4-1-1-1-1 Config E

others: register defined (default to Config E)
```

RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins: RX780_DFT_GPIO[4:2])

111: 1-1-1-1-1	Mode L	default
110: 1-1-1-1-1	Mode L	
101: 2-0-2-0-2-0	Mode C2	
100: 2-0-2-0-1-1	Mode K	
011: 2-0-1-1-1-1	Mode E	
010: 1-1-1-1-1	Mode L	
001: 4-0-0-0-1-1	Mode C	
000: 4-0-0-0-2-0	Mode B	

DFT_GPIO2: Y F17
DFT_GPIO3: BLUE E19
DFT GPIO4: COMP PB F15

RS780: STRAP_PCIE_GPP_CFG[2:0] (configure thru register setting)

1-1-1-1-1	Mode L	default
1-1-1-1-1	Mode L	
2-0-2-0-2-0	Mode C2	
2-0-2-0-1-1	Mode K	
2-0-1-1-1-1	Mode E	
1-1-1-1-1	Mode L	
4-0-0-0-1-1	Mode C	
4-0-0-0-2-0	Mode B	


RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE


Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS740: pin DFT GPIOO
RS780: pin HSYNC
RX780: Not Appicable


RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE


```
Enables Test debug bus
using PCIE bus
1. Disable (can be enabled
thru nbcfg register)
0: Enable
RX780: pin DFT GPIO0
RS780: configurable tRED G48ister
setting only
RS740: Not supported
```

| Title | RS740/780 STARPS | Size | Document Number | Custor | RS740/780+SB700+AM2+ | 1.0 | Date: Monday, August 18, 2008 | Sheet 12 of 34










REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM	DEFAULT
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	

ATZ H-HMC-ENABLED H-HMC-DISABLES


1-ENABLE PCI MEM BOOT 0-DISABLE PCI MEM BOOT


DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	


i	J&W					
Title	SB700 STRAP	'S				
Size	Document Number					Rev
Custom	RS740/780+SB70)0+AM2+				1.0
Date:	Monday, August 18, 2008	Sheet	17	of	34	






































REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLCOK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLCOK

FSB4	FSB3	FSB2	FSB1	FSB0	CPU	HTT(single) SEL_HTT=1	HTT(Differential) SEL_HTT=0	vco	SRC	ATiG[3:0]	SB_SRC
0	1	1	1	1	200M	66M	100M	600M	100M	100M	100M

NB CLOCK INPUT TABLE

IB CLOCKS	RS740	RX780	RS780		
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF		
HT_REFCLKN	NC	100M DIFF	100M DIFF		
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF	
REFCLK_N	NC	NC	vref	100M DIFF	
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	-	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)		
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF		

* the GFX_REFCLK input is required for all cases

	J&W				
Title	RS740/780 CL	OCK G	en		
o:	Document Number				_
Size Custorr		0+AM2+			1.0