RS740/780+SB700+AM2G2

LiuZH Confidential

REV 1.0 Update: MAY 14,2007

Rs740/780+SB600 DESIGN

Clock Generator

ICS951462AG **16**

AMD M2g2

M2 SOCKET **5,6,7**

DDRII 400,533,667

128bit

DDRII CHANNEL A 8,10,11

DDRII 400,533,667

DDRII CHANNEL B 910,11

DDRII FIRST LOGICAL DIMM

HyperTransport LINK

OUT IN

16x16

ATI NB
DESKTOP RS740/780
HyperTransport LINK0 CPU I/F
INTEGRATED GRAPHICS
LVTM
1 16X PCIE VIDEO I/F
1 4X PCIE I/F WITH SB
12,13,14,15

VGA CON **17**

CRT

PCIE SLOT1 16X **35**

16X

4 1X PCIE INTERFACE

M88E8056 **33**

2X/4X PCIE

ATI SB
DESKTOP SB600
USB2.0 (10)
SATA II
AC97 2.3/ AZALIA
ATA 66/100/133
ACPI
LPC I/F
INT RTC
HW MONITOR
19,20,21,22,23

USB[0:9] **26**

USB 2.0

SPI ROM **19**

SPI I/F

BOOTSTRAPS ROM (SB) **21**

I2C I/F

HD AUDIO I/F

AZILIA CODEC 28,29

SATA II I/F

SATA[1:4] 21

ATA 66/100/133 I/F

IDE1 25

ATA 66/100/133 I/F

HW MONITOR 21

PCI BUS

PCI SLOT #2 **36**

PCI SLOT #1 **37**

LPC BUS

DESKTOP M2 POWER **38,39**

RS740/RS780 CORE & PCIE POWER **42**

DDR MEMORY POWER **41**

ITE LPC SIO W83627EHF **30**

FLASH BIOS **24**

FLOPPY **31**

KBD MOUSE **31**

J&W

Title **COVER SHEET**

Size Custom

Document Number **RS880+SB850+AM3**

Rev **1.0**

Date: Wednesday, September 15, 2010 Sheet 1 of 30

Clawhammer HT Interface

LAYOUT: Place HT bypass caps on topside
near unconnected Clawhammer HT Link

CPU1A

SEC 1 OF 6

AM2G2_940

+1.2_HT_CPU

CU2 0.1UF/10V OCD_CPU
CU3 4.7UF/10V OCD_CPU

H1	V_HT1
H2	V_HT2
H5	V_HT3
H6	V_HT4

+1.2V_CPUHT

CU4 10UF/10V OCD_CPU
CU6 10UF/10V OCD_CPU

AJ1	V_HT5
AJ2	V_HT6
AJ3	V_HT7
AJ4	V_HT8

+1.2V_CPUHT

CU1 0.1UF/10V OCD_CPU
CU5 0.1UF/10V OCD_CPU
CU7 0.1UF/50V OCD_CPU

Pin	Signal	Net	Pin
U6	HT1_UP_P15	HT_RXD[15]	
T4	HT1_UP_P14	HT_RXD[14]	
R6	HT1_UP_P13	HT_RXD[13]	
P4	HT1_UP_P12	HT_RXD[12]	
M4	HT1_UP_P11	HT_RXD[11]	
L6	HT1_UP_P10	HT_RXD[10]	
K4	HT1_UP_P9	HT_RXD[9]	
J6	HT1_UP_P8	HT_RXD[8]	
U3	HT1_UP_P7	HT_RXD[7]	
R1	HT1_UP_P6	HT_RXD[6]	
R3	HT1_UP_P5	HT_RXD[5]	
N1	HT1_UP_P4	HT_RXD[4]	
L1	HT1_UP_P3	HT_RXD[3]	
L3	HT1_UP_P2	HT_RXD[2]	
J1	HT1_UP_P1	HT_RXD[1]	
J3	HT1_UP_P0	HT_RXD[0]	

V6	HT1_UP_N15	HT_RXD*[15]
T5	HT1_UP_N14	HT_RXD*[14]
T6	HT1_UP_N13	HT_RXD*[13]
P3	HT1_UP_N12	HT_RXD*[12]
M5	HT1_UP_N11	HT_RXD*[11]
M6	HT1_UP_N10	HT_RXD*[10]
K5	HT1_UP_N9	HT_RXD*[9]
K6	HT1_UP_N8	HT_RXD*[8]
U2	HT1_UP_N7	HT_RXD*[7]
T1	HT1_UP_N6	HT_RXD*[6]
R2	HT1_UP_N5	HT_RXD*[5]
P1	HT1_UP_N4	HT_RXD*[4]
M1	HT1_UP_N3	HT_RXD*[3]
L2	HT1_UP_N2	HT_RXD*[2]
K1	HT1_UP_N1	HT_RXD*[1]
J2	HT1_UP_N0	HT_RXD*[0]

N3	HT1_UP_CLKP0	HT_RXCLK[0]
N2	HT1_UP_CLKN0	HT_RXCLK*[0]
N6	HT1_UP_CLKP1	HT_RXCLK[1]
P6	HT1_UP_CLKN1	HT_RXCLK*[1]

U1	HT1_UP_CNTLP0	HT_RXCTL[0]
V1	HT1_UP_CNTLN0	HT_RXCTL*[0]
V4	HT1_UP_CNTLP1	HT_RXCTL[1]
V5	HT1_UP_CNTLN1	HT_RXCTL*[1]

HT_TXD[15]	HT1_DWN_P15	Y5
HT_TXD[14]	HT1_DWN_P14	AB6
HT_TXD[13]	HT1_DWN_P13	AB5
HT_TXD[12]	HT1_DWN_P12	AD6
HT_TXD[11]	HT1_DWN_P11	AF6
HT_TXD[10]	HT1_DWN_P10	AF5
HT_TXD[9]	HT1_DWN_P9	AH6
HT_TXD[8]	HT1_DWN_P8	AH5
HT_TXD[7]	HT1_DWN_P7	Y1
HT_TXD[6]	HT1_DWN_P6	AA2
HT_TXD[5]	HT1_DWN_P5	AB1
HT_TXD[4]	HT1_DWN_P4	AC2
HT_TXD[3]	HT1_DWN_P3	AE2
HT_TXD[2]	HT1_DWN_P2	AF1
HT_TXD[1]	HT1_DWN_P1	AG2
HT_TXD[0]	HT1_DWN_P0	AH1

HT_TXD*[15]	HT1_DWN_N15	Y4
HT_TXD*[14]	HT1_DWN_N14	AA6
HT_TXD*[13]	HT1_DWN_N13	AB4
HT_TXD*[12]	HT1_DWN_N12	AC6
HT_TXD*[11]	HT1_DWN_N11	AE6
HT_TXD*[10]	HT1_DWN_N10	AF4
HT_TXD*[9]	HT1_DWN_N9	AG6
HT_TXD*[8]	HT1_DWN_N8	AH4
HT_TXD*[7]	HT1_DWN_N7	W1
HT_TXD*[6]	HT1_DWN_N6	AA3
HT_TXD*[5]	HT1_DWN_N5	AA1
HT_TXD*[4]	HT1_DWN_N4	AC3
HT_TXD*[3]	HT1_DWN_N3	AE3
HT_TXD*[2]	HT1_DWN_N2	AE1
HT_TXD*[1]	HT1_DWN_N1	AG3
HT_TXD*[0]	HT1_DWN_N0	AG1

HT_TXCLK[0]	HT1_DWN_CLKP0	AD1
HT_TXCLK*[0]	HT1_DWN_CLKN0	AC1
HT_TXCLK[1]	HT1_DWN_CLKP1	AD5
HT_TXCLK*[1]	HT1_DWN_CLKN1	AD4

HT_TXCTL[0]	HT1_DWN_CNTLP0	W2
HT_TXCTL*[0]	HT1_DWN_CNTLN0	W3
HT_TXCTL[1]	HT1_DWN_CNTLP1	Y6
HT_TXCTL*[1]	HT1_DWN_CNTLN1	W6

Socket AMD AM3 941 Pin Lotes SMT
OCD_CPU

R106 AND R107 MUST BE NEAR CPU AND PADS NEED ON CTL TRACE TO AVOID STUB

Clawhammer DDR Interface

MEMORY CLOCK TRANSLATION

DIMM	DDR3 Memory Signal	CPU Signal
DIMM A0	MEM_MA0_CLK1	MA_CLK2
	MEM_MA0_CLK0	MA_CLK4
DIMM A1	MEM_MA1_CLK1	MA_CLK5
	MEM_MA1_CLK0	MA_CLK3
DIMM B0	MEM_MB0_CLK1	MB_CLK2
	MEM_MB0_CLK0	MB_CLK4
DIMM B1	MEM_MB1_CLK1	MB_CLK5
	MEM_MB1_CLK0	MB_CLK3

CPU1C — SEC 3 OF 6 — AM2G2_940 — Socket AMD AM3 941 Pin Lotes SMT

CPU1D — SEC 4 OF 6 — AM2G2_940 — Socket AMD AM3 941 Pin Lotes SMT

LAYOUT: 15MIL TRACE
LAYOUT: 5MIL TRACE 10 MIL SPACE
LAYOUT: PLACE WITHIN 1 INCH OF CPU

CPU1B

SEC 2 OF 6

AM2G2_940

Socket AMD AM3 941 Pin Lotes SMT
OCD_CPU

2P5V_PWR

U1 AMS1117
OCD_CPU

R1 100
OCD_CPU

+5V

C2 10UF/10V
OCD_CPU

R2 100
OCD_CPU

FB1 120 +2.5V_CPU_VDDA
OCD_CPU

C1 100uF/10V,TANUF/16V
OCD_CPU

CU11 100uF/10V
OCD_CPU

CU12 10UF/10V
OCD_CPU

CU13 0.1UF/10V
OCD_CPU

2.5V_PWR Need POWER

VCCDDR

RU12 300 OCD_CPU CPU_RESET_L C7
RU10 300 OCD_CPU CPU_PWROK C9
RU13 300 OCD_CPU CPU_LDTSTOP_L D8

PLACE WITHIN 1 INCH
5MIL TRACE 10MIL SPACE

+1.2V_CPUHT

RU14 44.2 OCD_CPU LVREF1 V8
RU15 44.2 OCD_CPU LVREF0 V7

24 CPU_CORE_FB+
24 CPU_CORE_FB-

ROUTE AS DIFF PAIR
10/5/5/10

11 CPU_CLKP

CU14 3900PF/50V
OCD_CPU

20/5/5/5/20

RU19 169
OCD_CPU

11 CPU_CLKN

CU15 3900PF/50V
OCD_CPU

LAYOUT: PLACE 169 OHM WITHIN 0.5INCH OF CPU

28 CPU_DBRDY   CPU_DBRDY

28 CPU_TMS
28 CPU_TCK
28 CPU_TRST*
28 CPU_TDI

VCCDDR
RU21 510 OCD_CPU CPU_TEST25+ A10
RU22 510 OCD_CPU CPU_TEST25- B10

CPU_TEST19
CPU_TEST18

RNU1 300
RU23 300 OCD_CPU

CPU_TEST15
CPU_TEST14
CPU_TEST12

21 CPU_THERMDC
21 CPU_THERMDA

9,11,28 CPU_RESET_L   CPU_RESET_L
9,11 CPU_LDTSTOP_L   CPU_LDTSTOP_L
11,24 CPU_PWROK   CPU_PWROK

CU16 100PF/50V OCD_CPU NS
CU17 100PF/50V OCD_CPU NS
CU18 100PF/50V OCD_CPU NS

VDDA1 C10
VDDA2 D10
RESET* C7
PWROK C9
LDTSTOP* D8
HTREF1 V8
HTREF0 V7
VDD_FB G2
VDD_FB* G1
VDDIO_FB AK11
VDDIO_FB* AL11
CLKIN A8
CLKIN* B8
DBRDY B6
TMS AL9
TCK AH10
TRST* AJ10
TDI AL10
TEST25 A10
TEST25* B10
TEST19 F10
TEST18 E9
TEST13 AJ7
TEST9 F6
TEST17 D6
TEST16 E7
TEST15 F8
TEST14 C5
TEST12 AH9
TEST7 E5
TEST6 AJ5
TEST5 AG9
TEST4 AG8
TEST3 AH7
TEST2 AJ6

THERMTRIP* AK7   CPU_THERMTRIP_R
PROCHOT* AL7   CPU_PROCHOT   CPU_PROCHOT 11
SID AK6
SIC AL6
VID[5] D2
VID[4] C1
VID[3]/SVC E3   CPU_SVC 24
VID[2]/SVD E2   CPU_SVD 24
VID[1]/PVIEN E1   CPU_PVEN 24
VID[0]   CPU_VID0 24
PSI* F1
CPU_PRESENT* AL3   CPU_PRESENT#   RU17 1K OCD_CPU VCCDDR
RU18 300 OCD_CPU
DBREQ* A5   CPU_DBREQ# 28
TDO AK10   CPU_TDO 28
TEST29 C11   FBCLK_OUT+
TEST29* D11   FBCLK_OUT-
20/8/5/8/20

RU20 80.6 OCD_CPU

LAYOUT: ROUTE 80 OHM DIFF IMPEDENCE
LAYOUT: PLACE WITHIN 0.5 INCH OF CPU

RU5 0 OCD_CPU
RU6 300 OCD_CPU VCCDDR
RU7 300 OCD_CPU
RU8 300 OCD_CPU
RU9 300 OCD_CPU
RU10 300 OCD_CPU
RU11 300 OCD_CPU

CPU_THERMTRIP_R

TEST24 AK8   RU31 300 OCD_CPU
TEST23 AH8   RU32 300 OCD_CPU
TEST22 AJ9   RU33 300 OCD_CPU CPU_TEST21
TEST21 AL8
TEST20 AJ8   RU34 300 OCD_CPU
TEST28 J10
TEST28* H9
TEST27 AK9   RU24 300 OCD_CPU VCCDDR
TEST26 AK5   CPU_TEST26   RU25 300 OCD_CPU
TEST10 G7
TEST8 D4

CKECKLIST IS NS;

RSVD1 AD25
RSVD2 AE24
RSVD3 AE25
RSVD4/MA1_ODT1 AE27
RSVD5/MA0_ODT1 AE28   6 MA0_ODT1   MA0_ODT1
RSVD6/MB0_ODT1 AF31   6 MB0_ODT1   MB0_ODT1
RSVD7/MB1_ODT1 AG31
RSVD8 AJ18
RSVD9 AJ20
RSVD10 AK3
RSVD11/SA0 AK4
RSVD12/ALERT_L AL4   VCCDDR RU28 300 OCD_CPU CPU_ALERT
RSVD13/MB_RESET_L B19   6 MB_RESET_L   MB_RESET_L
RSVD14 C20
RSVD15 C18   6 MA_RESET_L   MA_RESET_L
RSVD16/MA_RESET_L E20
RSVD17 F2
RSVD18/M_VDDIO_PWRGD F3   24 M_VDDIO_PWRGD   M_VDDIO_PWRGD
RSVD19 G24

RSVD20 G25
RSVD21/VDDNB_FB_L G3   CPU_VDDNB- 24
RSVD22/VDDNB_FB_H G4   CPU_VDDNB+ 24
RSVD23/CORE_TYPE G5   CPU_CORE_TYPE 24
RSVD24 H25
RSVD25 L25   RU26 300 NS VCCDDR
RSVD26 L26
RSVD27 L30
RSVD28 L31
RSVD29/MA_CLK_H2 U24
RSVD30/MA_CLK_L2 V24   MA0_CLK1+   MA0_CLK1+ 6
RSVD31/MB_EVENT_L V29   MA0_CLK1-   MA0_CLK1- 6
RSVD32/MB_CLK_H2 V31   MB_EVENT_L   MB_EVENT_L 6
RSVD33/MA_CLK_L3 W25   MB0_CLK1+   MB0_CLK1+ 6
RSVD34/MA_CLK_H3 W26
RSVD35/MA_EVENT_L W30   MA_EVENT_L   MA_EVENT_L 6
RSVD36/MB_CLK_L2 W31   MB0_CLK1-   MB0_CLK1- 6
RSVD37/MB_CLK_L3 Y30
RSVD38/MB_CLK_H3 Y31
VOID/NP/RSVD B2

RU29 300 OCD_CPU VCCDDR
RU30 300 OCD_CPU VCCDDR

SCH CHECKLIST IS 1K

CKECKLIST TEST12, TEST14,
TEST15, TEST16, TEST17,
TEST18, TEST19, TEST20,
TEST23, TEST24, TEST27,
TEST29_L, TEST29_H. IS NS;

HS1
HEATSINK_BGA940
OCD_CPU

MTG1 MTG2 EMI MTG3 MTG4

CPU_THERMTRIP 12

+1.2V_CPUHT   R3 4.7K OCD_CPU   Q1 2N3904 OCD_CPU

CPU_THERMTRIP_R

J&W

AM2+ POWER

Size	Document Number		Rev
Custom	RS880+SB850+AM3		1.0

Date: Wednesday, September 15, 2010   Sheet   5   of   30

CPU1E
Socket AMD AM3 941 Pin Lotes SMT
OCD_CPU

CPU1F
Socket AMD AM3 941 Pin Lotes SMT
OCD_CPU

AM2G2_940   SEC 5 OF 6

AM2G2_940   SEC 6 OF 6

VCCDDR
+1.2V_CPUHT
VCORE
VDDNB_RUN

DDR3 SO-DIMM (Normal) — DIMM1

DDR3 SO-DIMM (Normal) — DIMM2

SMBus Addressing

SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMB0	A2
DIMMA1	A4
DIMMB1	A6

J&W

Title: **DDRIII CHANNEL A0 B0**

Size Custom	Document Number **RS880+SB850+AM3**	Rev **1.0**

Date: Wednesday, September 15, 2010   Sheet 6 of 30

RS740/780 HT I/F SIDE MEMORY

U2A — PART 1 OF 6 — HYPER TRANSPORT CPU I/F — RS780(RX780)

U2D — PAR 4 OF 6 — SBD_MEM/DVO_I/F — RS780(RX780)

U3 — SDRAM 512MB DDR3 — K4W1G1646E-HC12

RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			

DDR2 SIDE PORT MEMORY DEVICES
16Mx16 HYNIX HY5PS561621AFP-25
32Mx16 QIMONDA HYB18T512161B2F-25
64Mx16 SAMSAUNG K4N1G164QQ-HC25

DDR3 SIDE PORT MEMORY DEVICES
64Mx16 HYNIX HY5TQ1G431ZNFP-G8

Trace is at least 20 mils

15mA — FB2 200ohm/400mA — +1.8V
Trace width ≥ 15 mils and spacing ≥ 10 mils
26mA — FB3 200ohm/400mA — VCC_NB

MEM_VDDQ

R5 1K,1%
MEM_VREF_RS780
C7 0.1UF/25V
R6 1K,1%

FB5 60ohm/1.5A

R7 40.2/1%   R8 40.2/1%
R9 301/1%/RS780/1.21K/1%/RX780
R10 100/1%_RS740/301/1%/RS780_1.21K/1%/RX780

R15 100
R16 10K
R17 243/1%
D1 BAT54C

DDR3_RST#
A_RST#

MEM_VDDQ
SPM_VREF
SPM_VREF2

Title: RS740/780 HT I/F SIDE MEMORY
Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0
Date: Wednesday, September 15, 2010
Sheet 7 of 30

U2B

PART 2 OF 6

PCIE I/F GFX

Signal	Pin
GFX_RX0P	D4
GFX_RX0N	C4
GFX_RX1P	A3
GFX_RX1N	B3
GFX_RX2P	C1
GFX_RX2N	E5
GFX_RX3P	F5
GFX_RX3N	G5
GFX_RX4P	G6
GFX_RX4N	H5
GFX_RX5P	H6
GFX_RX5N	J6
GFX_RX6P	J5
GFX_RX6N	J7
GFX_RX7P	J8
GFX_RX7N	L5
GFX_RX8P	L6
GFX_RX8N	M8
GFX_RX9P	L8
GFX_RX9N	P7
GFX_RX10P	M7
GFX_RX10N	P5
GFX_RX11P	M5
GFX_RX11N	R8
GFX_RX12P	P8
GFX_RX12N	R6
GFX_RX13P	R5
GFX_RX13N	P4
GFX_RX14P	P3
GFX_RX14N	T4
GFX_RX15P	T3
GFX_RX15N	

GFX_TX0P A5
GFX_TX0N B5
GFX_TX1P A4
GFX_TX1N B4
GFX_TX2P C3
GFX_TX2N B2
GFX_TX3P D1
GFX_TX3N D2
GFX_TX4P E2
GFX_TX4N E1
GFX_TX5P F4
GFX_TX5N F3
GFX_TX6P F1
GFX_TX6N F2
GFX_TX7P H4
GFX_TX7N H3
GFX_TX8P H1
GFX_TX8N H2
GFX_TX9P J2
GFX_TX9N J1
GFX_TX10P K4
GFX_TX10N K3
GFX_TX11P K1
GFX_TX11N K2
GFX_TX12P M4
GFX_TX12N M3
GFX_TX13P M1
GFX_TX13N M2
GFX_TX14P N2
GFX_TX14N N1
GFX_TX15P P1
GFX_TX15N P2

GFX_TX0P_C C20 0.1UF/16V OCD_PCIE 16X GFX_TX0P 17
GFX_TX0N_C C21 0.1UF/16V OCD_PCIE 16X GFX_TX0N 17
GFX_TX1P_C C22 0.1UF/16V OCD_PCIE 16X GFX_TX1P 17
GFX_TX1N_C C23 0.1UF/16V OCD_PCIE 16X GFX_TX1N 17
GFX_TX2P_C C24 0.1UF/16V OCD_PCIE 16X GFX_TX2P 17
GFX_TX2N_C C25 0.1UF/16V OCD_PCIE 16X GFX_TX2N 17
GFX_TX3P_C C26 0.1UF/16V OCD_PCIE 16X GFX_TX3P 17
GFX_TX3N_C C27 0.1UF/16V OCD_PCIE 16X GFX_TX3N 17
GFX_TX4P_C C28 0.1UF/16V OCD_PCIE 16X GFX_TX4P 17
GFX_TX4N_C C29 0.1UF/16V OCD_PCIE 16X GFX_TX4N 17
GFX_TX5P_C C30 0.1UF/16V OCD_PCIE 16X GFX_TX5P 17
GFX_TX5N_C C31 0.1UF/16V OCD_PCIE 16X GFX_TX5N 17
GFX_TX6P_C C32 0.1UF/16V OCD_PCIE 16X GFX_TX6P 17
GFX_TX6N_C C33 0.1UF/16V OCD_PCIE 16X GFX_TX6N 17
GFX_TX7P_C C34 0.1UF/16V OCD_PCIE 16X GFX_TX7P 17
GFX_TX7N_C C35 0.1UF/16V OCD_PCIE 16X GFX_TX7N 17
GFX_TX8P_C C36 0.1UF/16V OCD_PCIE 16X GFX_TX8P 17
GFX_TX8N_C C37 0.1UF/16V OCD_PCIE 16X GFX_TX8N 17
GFX_TX9P_C C38 0.1UF/16V OCD_PCIE 16X GFX_TX9P 17
GFX_TX9N_C C39 0.1UF/16V OCD_PCIE 16X GFX_TX9N 17
GFX_TX10P_C C40 0.1UF/16V OCD_PCIE 16X GFX_TX10P 17
GFX_TX10N_C C41 0.1UF/16V OCD_PCIE 16X GFX_TX10N 17
GFX_TX11P_C C42 0.1UF/16V OCD_PCIE 16X GFX_TX11P 17
GFX_TX11N_C C43 0.1UF/16V OCD_PCIE 16X GFX_TX11N 17
GFX_TX12P_C C44 0.1UF/16V OCD_PCIE 16X GFX_TX12P 17
GFX_TX12N_C C45 0.1UF/16V OCD_PCIE 16X GFX_TX12N 17
GFX_TX13P_C C46 0.1UF/16V OCD_PCIE 16X GFX_TX13P 17
GFX_TX13N_C C47 0.1UF/16V OCD_PCIE 16X GFX_TX13N 17
GFX_TX14P_C C48 0.1UF/16V OCD_PCIE 16X GFX_TX14P 17
GFX_TX14N_C C49 0.1UF/16V OCD_PCIE 16X GFX_TX14N 17
GFX_TX15P_C C50 0.1UF/16V OCD_PCIE 16X GFX_TX15P 17
GFX_TX15N_C C51 0.1UF/16V OCD_PCIE 16X GFX_TX15N 17

PCIE I/F GPP

GPP_RX0P AD4
GPP_RX0N AE2
GPP_RX1P AD3
GPP_RX1N AD1
GPP_RX2P AD2
GPP_RX2N V5
GPP_RX3P W6
GPP_RX3N U5
GPP_RX4P U6
GPP_RX4N U8
GPP_RX5P U7

GPP_TX0P AC1   PCIE0_OUT_P 29
GPP_TX0N AC2   PCIE0_OUT_N 29
GPP_TX1P AB4
GPP_TX1N AB3
GPP_TX2P AA2
GPP_TX2N AA1
GPP_TX3P Y1
GPP_TX3N Y2
GPP_TX4P Y4   PCIE5_OUT_P 19
GPP_TX4N Y3   PCIE5_OUT_N 19
GPP_TX5P V1   PCIE4_OUT_P 20
GPP_TX5N V2   PCIE4_OUT_N 20

29 PCIE0_IN_P AE3
29 PCIE0_IN_N AE3
19 PCIE5_IN_P
19 PCIE5_IN_N
20 PCIE4_IN_P
20 PCIE4_IN_N

PCIE I/F SB

SB_RX0P AA8
SB_RX0N Y8
SB_RX1P AA7
SB_RX1N Y7
SB_RX2P AA5
SB_RX2N AA6
SB_RX3P W5
SB_RX3N Y5

SB_TX0P AD7
SB_TX0N AE7
SB_TX1P AE6
SB_TX1N AD6
SB_TX2P AB6
SB_TX2N AC6
SB_TX3P AD5
SB_TX3N AE5

SB_TX0P_C C52 0.1UF/16V OCD_NB A_TX0P 11
SB_TX0N_C C53 0.1UF/16V OCD_NB A_TX0N 11
SB_TX1P_C C54 0.1UF/16V OCD_NB A_TX1P 11
SB_TX1N_C C55 0.1UF/16V OCD_NB A_TX1N 11
SB_TX2P_C C56 0.1UF/16V OCD_NB A_TX2P 11
SB_TX2N_C C57 0.1UF/16V OCD_NB A_TX2N 11
SB_TX3P_C C58 0.1UF/16V OCD_NB A_TX3P 11
SB_TX3N_C C59 0.1UF/16V OCD_NB A_TX3N 11

11 A_RX0P AA8
11 A_RX0N Y8
11 A_RX1P AA7
11 A_RX1N Y7
11 A_RX2P AA5
11 A_RX2N AA6
11 A_RX3P W5
11 A_RX3N Y5

PCE_CALRP(PCE_BCALRP) AC8 PCIE_CALRP R18 562/1% RS740/1.27K/1%/RS780/RX780 OCD_NB
PCE_CALRN(PCE_BCALRN) AB8 PCIE_CALRN R19 2K,1% OCD_NB VCC_NB

1.2V(RS740) 1.1V(RX780;RS780)

RS780(RX780)

OCD_NB

RX780/RS740/RS780 GPP difference table

	RS740	RX780/RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RX780/RS740/RS780 GPP Routing table

	RS740	RX780/RS780
GPP X4 CONNECTOR	GPP[2:0]	GPP[3:0]
GPP X1 CONNECTOR		GPP4
GIGABIT ETHERNET	GPP3	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3
	AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7
	AUX1 and HPD1

RS780 A13 *:
GREEN/BLUE: Connected to GND through two separate 150 1% resistors.
RED: Connected to GND through two separate 140 1% resistors.

PART 3 OF 6

U2C

RS780(RX780)

RS780 CHECKLIST IS 1.8V

For Test
For RX780

RS740/RS780 3.3V;
RX780 1.8V

Trace width ≥ 15 mils near source, ≥ 8 mils within 0.2" of power ball.
Trace width ≥ 10 mils
Trace width ≥ 15 mils 20 mA
Trace width and spacing ≥ 15 mils 120 mA
Trace width ≥ 15 mils
Trace width is 10 mils,10-mil spacing between traces

4.7K(RS740) 1.8K(RX780;RS780)

R213,R214,R218 PLACED WITHIN 1' OF NB

RS740: NB_PWRGD=SB_PWRGD=3.3V
RS780: NB_PWRGD=1.8V
LDT_STOP: RX780=1.8V;RS740/780=3.3V.
SYS_RESET: RX780=1.8V;RS740/780=3.3V.
PWR_GD: RX780/RS780=1.8V;RS740=3.3V.

RX780/RS740/RS780 DEBUG PIN MAPPING

	RX780	RS740	RS780
DEBUG_OUT0	GREEN(DFT_GPIO1)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	Y(DFT_GPIO2)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	BLUE(DFT_GPIO3)	LVDS_BLON	LVDS_BLON
DEBUG_OUT3	COMP_Pb(DFT_GPIO4)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL

RS740/RS780 POWER RAIL VOLTAGE TABLE

	RS740	RS780		RS740	RS780
AVDD	3.3V	3.3V	VDDA18PCIE	Float	1.8V
AVDDDI	1.8V	1.8V	VDDA18PCIEPLL	1.2V	1.8V
AVDDQ	1.8V	1.8V	VDDC	1.2V	1.1V
IOPLLVDD	1.2V	1.1V	VDDHT	Float	1.1V
IOPLLVDD18	1.8V	1.8V	VDDHTRX	Float	1.1V
PLLVDD18	1.8V	1.8V	VDDHTTX	1.2V	1.2V
PLLVDD	1.2V	1.1V	VDDLT18	1.8V	1.8V
VDD_MEM	1.8V	1.8V	VDDLT33	3.3V	Float
VDD_MEM18	Float	1.8V	VDDLTP18	1.8V	1.8V
VDD18	1.8V	1.8V	VDDPCIE	1.2V	1.1V(1.0V)
VDDA18HTPLL	1.8V	1.8V	VDDR3	3.3V	3.3V

	RS740	RS780	RX780
A8	DDC_DATA0/AUX0N	DDC_CLK0/AUX0P	NC
B8	DDC_CLK0/AUX0P	DDC_DATA0/AUX0N	NC

RX740/RS740/RS780 difference table (Control signal)

	RS740	RX780	RS780
NB_PWRGD IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OD	OD	OD/3.3V IN
LDT_STOP# IN(default)/OUT	3.3V IN	1.8V IN	3.3V IN/OD
SYSTEMRESETb IN	3.3V IN	1.8V IN	3.3V IN

Title: RS740/780 SYSTEM I/F
Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0
Date: Wednesday, September 15, 2010
Sheet 9 of 30

RS740/780 POWER

RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVDD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVDD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC

	VCC_NB	VDDHT11	VDD_PCIE
RS740	1.2V	1.2V	1.2V
RS780	1.1V	1.1V	1.1V

NC(RS740);1.1V(RX780;RS780) 600 mA
Trace width ≥ 120 mils

NC(RS740);1.1V(RX780;RS780) 700 mA
Trace width ≥ 70 mils

+1.2V_CPUHT 400 mA
Trace width ≥ 45 mils
1.2V

Trace width ≥ 20 mils

700mA

10mA
Trace width ≥ 15 mils

25mA
Trace width ≥ 15 mils

2.5A

1.2V(RS740) 1.1V(RX780;RS780)
Connected directly to the power plane cut of width ≥ 300 mils
If shared with VDDPCIE or VDDHT, not connected to these rails directly under the ASIC.

1.2V(RS740) 1.1V(RX780;RS780)
Connected directly to the power plane cut of width ≥ 300 mils

S21 SHORT_120MIL
RS880P 13A/1.2V;RS880D 22A/1.1~1.3V

1.8V 70mA/1.5V 100 mA
1.8V(RS740);1.5V/1.8V(RS780)

+3.3V 60mA
Trace width ≥ 15 mils

SB1A

SB810   Part 1 of 5

PCI CLKS

PCI EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR

LPC

CPU

RTC

Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.

SB810 A12

1.210100810001 Southbridge AMD DESKTOP SB810 A12 HFC 218-0697012 SMT LF
1.210100850001 Southbridge AMD DESKTOP SB850 A12 HFC 218-0697010 SMT LF

For RX780

VDDAN_11_PCIE

JBAT HEADER 1*3PIN
JBAT(1-2) MINI JUMPER

BT1 BATTERY HOLDER
BT2 Battery

PLACE THESE COMPONENTS CLOSE TO U600, AND USE GROUND GUARD FOR 32K_X1 AND 32K_X2

Checklist is 22PF

X1 32.768KHz

J&W

Title: **SB810-PCIE/PCI/CPU/LPC/CLK**

Size: Custom
Document Number: **RS880+SB850+AM3**
Rev: **1.0**

Date: Wednesday, September 15, 2010   Sheet 11 of 30

SB810 Part 4 of 5

SB1D

ACPI / WAKE UP EVENTS

Pin	Signal
J2	PCI_PME#/GEVENT4#
K1	RI#/GEVENT22#
D3	SPI_CS3#/GBE_STAT1/GEVENT21#
F1	SLP_S3#
H1	SLP_S5#
F2	PWR_BTN#
H5	PWR_GOOD
G6	SUS_STAT#
B3	TEST0
C4	TEST1/TMS
F6	TEST2
AD21	GA20IN/GEVENT0#
AE21	KBRST#/GEVENT1#
K2	LPC_PME#/GEVENT3#
J29	LPC_SMI#/GEVENT23#
H2	GPIO_SIM#
J1	GEVENT5#
H6	SYS_RESET#/GEVENT19#
F3	WAKE#/GEVENT8#
J6	IR_RX1/GEVENT20#
AC19	THRMTRIP#/SMBALERT#/GEVENT2#
	NB_PWRGD
G1	RSMRST#

Signals in:
- 17,20,28 PCI_PME#
- 21,23,25,26 SLP_S3#
- 21,23,25 SLP_S5#
- 21 SB_PWRON#
- 26 SB_PWRGD
- 9 SUS_STAT#
- 21 KA20M#_SB
- 21 KRST#_SB
- 21 LPC_PME#
- 21 LPC_SMI#
- 21,26 MASTER_RST#
- 4 CPU_THERMTRIP
- 26 WD_PWRGD

USB 1.1 USB MISC

Pin	Signal
A10	USBCLK/14M_25M_48M_OSC
G19	USB_RCOMP
J10	USB_FSD1P/GPIO186
H11	USB_FSD1N
H9	USB_FSD0P/GPIO185
J8	USB_FSD0N

R64 11.8K,1% OCD_SB

USB 2.0

USB_HSD13P/N (B12/A12)
USB_HSD12P/N (F11/E11)
USB_HSD11P/N (E14/E12)
USB_HSD10P/N (J12/J14)
USB_HSD9P/N (A13/B13)
USB_HSD8P/N (D13/C13) — USBP8/USBN8 28
USB_HSD7P/N (G12/G14) — USBP7/USBN7 22
USB_HSD6P/N (G16/G18) — USBP6/USBN6 22
USB_HSD5P/N (D16/C16) — USBP5/USBN5 22
USB_HSD4P/N (B14/A14) — USBP4/USBN4 22
USB_HSD3P/N (E18/E16) — USBP3/USBN3 22
USB_HSD2P/N (J16/J18) — USBP2/USBN2 22
USB_HSD1P/N (B17/A17) — USBP1/USBN1 22
USB_HSD0P/N (A16/B16) — USBP0/USBN0 22

GPIO

Pin	Signal
AD19	CLK_REQ4#/SATA_IS0#/GPIO64
AA16	CLK_REQ3#/SATA_IS1#/GPIO63
AB21	SMARTVOLT1/SATA_IS2#/GPIO50
AC18	CLK_REQ0#/SATA_IS3#/GPIO60
AF20	SATA_IS4#/FANOUT3/GPIO55
AE19	SATA_IS5#/FANIN3/GPIO59
AF19	SPKR/GPIO66
AD22	SCL0/GPIO43
AE22	SDA0/GPIO47
F5	SCL1/GPIO227
F4	SDA1/GPIO228
AH21	CLK_REQ2#/FANIN4/GPIO62
AB18	CLK_REQ1#/FANOUT4/GPIO61
E1	IR_LED#/LLB#/GPIO184
AJ21	SMARTVOLT2/SHUTDOWN#/GPIO51
H4	DDR3_RST#/GEVENT7#
D5	GBE_LED0/GPIO183
D7	GBE_LED1/GEVENT9#
G5	GBE_LED2/GEVENT10#
K3	GBE_STAT0/GEVENT11#
AA20	CLK_REQG#/GPIO65/OSCIN

Signals: 26 RESET_EN, SBGPIO_PCIE_RST#, 26 SPKR, 6,24,25 SCL, 6,24,25 SDATA, SCLK1, SDATA1, GPIO_BIOS_A_B, GPIO_BIOS_DETECT, VR_HOT_SB, 7 DDR3_RST#, SPI_WP, OSC_14M_SB

USB OC

Pin	Signal
H3	BLINK/USB_OC7#/GEVENT18#
D1	USB_OC6#/IR_TX1/GEVENT6#
E4	USB_OC5#/IR_TX0/GEVENT17#
D4	USB_OC4#/IR_RX0/GEVENT16#
E8	USB_OC3#/AC_PRES/TDO/GEVENT15#
F7	USB_OC2#/TCK/GEVENT14#
E7	USB_OC1#/TDI/GEVENT13#
F8	USB_OC0#/TRST#/GEVENT12#

SB_BLINK

HD AUDIO

Pin	Signal
M3	AZ_BITCLK
N1	AZ_SDOUT
L2	AZ_SDIN0/GPIO167
M2	AZ_SDIN1/GPIO168
M1	AZ_SDIN2/GPIO169
M4	AZ_SDIN3/GPIO170
N2	AZ_SYNC
P2	AZ_RST#

- 18 ACZ_BIT_CLK R75 33 OCD_SB ACZ_BIT_CLK_R
- 15,18 ACZ_SDATA_OUT R76 33 OCD_SB ACZ_SDATA_OUT_R
- 18 ACZ_SDATA_IN0 ACZ_SDATA_IN0
- 18 ACZ_SYNC R77 33 OCD_SB ACZ_SYNC_R
- 18 ACZ_RST# R78 33 OCD_SB ACZ_RST#_R

GBE LAN

Pin	Signal
T1	GBE_COL
T4	GBE_CRS
L6	GBE_MDCK
L5	GBE_MDIO
T9	GBE_RXCLK
U1	GBE_RXD3
U3	GBE_RXD2
T2	GBE_RXD1
U2	GBE_RXD0
T5	GBE_RXCTL/RXDV
V5	GBE_RXERR
P5	GBE_TXCLK
M5	GBE_TXD3
P9	GBE_TXD2
T7	GBE_TXD1
P7	GBE_TXD0
M7	GBE_TXCTL/TXEN
P4	GBE_PHY_PD
M9	GBE_PHY_RST#
V7	GBE_PHY_INTR

GBE_COL, GBE_CRS, GBE_MDIO, GBE_RXD3, GBE_RXD2, GBE_RXD1, GBE_RXD0, GBE_RXERR, GBE_PHY_INTR
+3.3VSB R82 10K,1% OCD_SB

RN10 10K OCD_SB — GBE_COL, GBE_CRS, GBE_RXERR, GBE_PHY_INTR

EMBEDDED CTRL

Pin	Signal
D25	SCL2/GPIO193
F23	SDA2/GPIO194
B26	SCL3_LV/GPIO195
E26	SDA3_LV/GPIO196
F25	EC_PWM0/EC_TIMER0/GPIO197
F22	EC_PWM1/EC_TIMER1/GPIO198
E22	EC_PWM2/EC_TIMER2/GPIO199
E21	EC_PWM3/EC_TIMER3/GPIO200
G24	KSI_0/GPIO201
G25	KSI_1/GPIO202
E28	KSI_2/GPIO203
E29	KSI_3/GPIO204
D29	KSI_4/GPIO205
D28	KSI_5/GPIO206
C29	KSI_6/GPIO207
C28	KSI_7/GPIO208
B28	KSO_0/GPIO209
A27	KSO_1/GPIO210
B27	KSO_2/GPIO211
D26	KSO_3/GPIO212
A26	KSO_4/GPIO213
C26	KSO_5/GPIO214
A24	KSO_6/GPIO215
B25	KSO_7/GPIO216
A25	KSO_8/GPIO217
D24	KSO_9/GPIO218
B24	KSO_10/GPIO219
C24	KSO_11/GPIO220
B23	KSO_12/GPIO221
D22	KSO_13/GPIO222
C22	KSO_14/GPIO223
A22	KSO_15/GPIO224
A23	KSO_16/GPIO225
B22	KSO_17/GPIO226

SCLK2, SDATA2, SB_CPU_SIC, SB_CPU_SID, BD_ID0, BD_ID1, SB_GPIO199, SB_GPIO200, GPIO_DEC

IMC_TRST# 28, IMC_TDO 28, IMC_TDI 28, IMC_TMS 28, IMC_TCK 28, IMC_DBREQ# 28, IMC_DBRDY 28, IMC_CRST_L 28
SB_CPU_HDT_SEL, SVID_BYPASS

SB_GPIO199 15, SB_GPIO200 15

EMBEDDED CTRL

Pin	Signal
E23	PS2_DAT/SDA4/GPIO187
E24	PS2_CLK/SCL4/GPIO188
F21	SPI_CS2#/GBE_STAT2/GPIO166
G29	FC_RST#/GPO160
D27	PS2KB_DAT/GPIO189
F28	PS2KB_CLK/GPIO190
F29	PS2M_DAT/GPIO191
E27	PS2M_CLK/GPIO192

SB_HDMI_CEC

SB810 A12 OCD_SB

+3.3VSB
- R65 2.2K — SCLK1
- R66 2.2K OCD_SB — SDATA1
- 1 2 OCD_SB — SB_CPU_SID
- 3 4 RN11 — SCLK2
- 5 6 10K — SB_CPU_SIC
- 7 8 OCD_SB — SDATA2

+3.3V
- R70 10K,1% — SUS_STAT#
- R71 2.2K OCD_SB — SCLK
- R72 2.2K OCD_SB — SDATA

HDMI CEC CONNECTION FOR TEST PURPOSE

+3.3VSB R79 10K,1% OCD_SB
SB_HDMI_CEC

BOARD REV ID

BD_ID1, BD_ID0
R84 2.2K OCD_SB, R85 2.2K OCD_SB

SB800 HAS INTERNAL PULL-UP FOR GPIO197 & 198

BOARD REV ID

	BD_ID1	BD_ID0
A	0	0
B	0	1
C	1	0
D	1	1

---

21 SIO_RSMRST#   RSMRST#
C128 0.01UF/25V OCD_SB

PS:At least 10 ms after S5_3.3V;Ramp up time (10% to 90%) ≤ 50 ms
PS:Near to SB810

SB_PWRGD

PS:Rise time ≤ 50 ms/Fall time ≤ 1 ms
PS:De-asserted at least 80 ns before VDDCR_11 drops 5% from nominal value

Notes:
(1): Only the GEVENT[8:0], GPIO[187:200], GPIO[226:225], GPIO166, GPIO160, and the FANIN[4:0] pin functions can be programmed to interrupt EC on a rising edge, falling edge or level. The rest of the GPIO/GEVENT pin functions can be monitored by EC but cannot cause EC interrupt.
(2): EC is not supported on the SB820M variant and all the recommendations under "EC Not Implemented" above apply in that case.

SATA1 SATA

ROUTE SATA TX DIFF PAIR @ 100 OHM+/-10%
RX DIFF PAIR @ 90 OHM+/-10%

SB1B

SB810
Part 2 of 5

GND
TX+
TX-
RX-
RX+
GND

SATA_C_TX0P
SATA_C_TX0N
SATA_C_RX0N
SATA_C_RX0P

OCD_SATA

SATA2 SATA

GND
TX+
TX-
RX-
RX+
GND

SATA_C_TX1P
SATA_C_TX1N
SATA_C_RX1N
SATA_C_RX1P

OCD_SATA

SATA3 SATA

GND
TX+
TX-
RX-
RX+
GND

SATA_C_TX2P
SATA_C_TX2N
SATA_C_RX2N
SATA_C_RX2P

OCD_SATA

SATA4 SATA

GND
TX+
TX-
RX-
RX+
GND

SATA_C_TX3P
SATA_C_TX3N
SATA_C_RX3N
SATA_C_RX3P

OCD_SATA

SATA_C_TX0P C129 0.01UF/25V OCD_SATA SATA_TX0P AH9
SATA_C_TX0N C130 0.01UF/25V OCD_SATA SATA_TX0N AJ9
SATA_C_RX0N C131 0.01UF/25V OCD_SATA SATA_RX0N AJ8
SATA_C_RX0P C132 0.01UF/25V OCD_SATA SATA_RX0P AH8
SATA_C_TX1P C133 0.01UF/25V OCD_SATA SATA_TX1P AH10
SATA_C_TX1N C134 0.01UF/25V OCD_SATA SATA_TX1N AJ10
SATA_C_RX1N C135 0.01UF/25V OCD_SATA SATA_RX1N AG10
SATA_C_RX1P C136 0.01UF/25V OCD_SATA SATA_RX1P AF10
SATA_C_TX2P C137 0.01UF/25V OCD_SATA SATA_TX2P AG12
SATA_C_TX2N C138 0.01UF/25V OCD_SATA SATA_TX2N AF12
SATA_C_RX2N C139 0.01UF/25V OCD_SATA SATA_RX2N AJ12
SATA_C_RX2P C140 0.01UF/25V OCD_SATA SATA_RX2P AH12
SATA_C_TX3P C141 0.01UF/25V OCD_SATA SATA_TX3P AH14
SATA_C_TX3N C142 0.01UF/25V OCD_SATA SATA_TX3N AJ14
SATA_C_RX3N C143 0.01UF/25V OCD_SATA SATA_RX3N AG14
SATA_C_RX3P C144 0.01UF/25V OCD_SATA SATA_RX3P AF14

28 SATA_TX4P SATA_TX4P AG17
28 SATA_TX4N SATA_TX4N AF17
28 SATA_RX4N SATA_RX4N AJ17
28 SATA_RX4P SATA_RX4P AH17

SATA_TX0P
SATA_TX0N
SATA_RX0N
SATA_RX0P
SATA_TX1P
SATA_TX1N
SATA_RX1N
SATA_RX1P
SATA_TX2P
SATA_TX2N
SATA_RX2N
SATA_RX2P
SATA_TX3P
SATA_TX3N
SATA_RX3N
SATA_RX3P
SATA_TX4P
SATA_TX4N
SATA_RX4N
SATA_RX4P

AJ18
AH18 SATA_TX5P
SATA_TX5N
AH19
AJ19 SATA_RX5P
SATA_RX5N

VDDAN_11_SATA

R90 1K,1% OCD_SB SATA_CALRP AB14
R91 931,1% OCD_SB SATA_CALRN AA14

SATA_CALRP
SATA_CALRN

SATA CALRP:
SB800 A11: 800 1% resistor to GND
SB800 A12: 1K 1% resistor to GND
SATA CALRN:
SB800 A11: 931 1% resistor to VDDAN_11_SATA
SB800 A12: 931 1% resistor to VDDAN_11_SATA

26 SATA_ACT# SATA_ACT# AD11 SATA_ACT#/GPIO67

SATA_X1 AD16 SATA_X1

SATA_X2 AC16 SATA_X2

SPI_DATAIN J5 SPI_DI/GPIO164
SPI_DATAOUT E2 SPI_DO/GPIO163
SPI_CLK K4 SPI_CLK/GPIO162
SPI_CS#_SEL K9 SPI_CS1#/GPIO165
SPI_WP# G2 ROM_RST#/GPIO161

SB810 A12
OCD_SB

GPIOD

FC_CLK AH28
FC_FBCLKOUT AG28
FC_FBCLKIN AF26

FC_OE#/GPIOD145 AF28
FC_AVD#/GPIOD146 AG29
FC_WE#/GPIOD148 AG26 OC_GPIO_2
FC_CE1#/GPIOD149 AF27 OC_GPIO_4
FC_CE2#/GPIOD150 AE29 OC_GPIO_8
FC_INT1/GPIOD144 AF29
FC_INT2/GPIOD147 AH27 OC_GPIO_1

FC_ADQ0/GPIOD128 AJ27
FC_ADQ1/GPIOD129 AJ26
FC_ADQ2/GPIOD130 AH25
FC_ADQ3/GPIOD131 AH24
FC_ADQ4/GPIOD132 AG23
FC_ADQ5/GPIOD133 AH23
FC_ADQ6/GPIOD134 AJ22
FC_ADQ7/GPIOD135 AG21
FC_ADQ8/GPIOD136 AF21
FC_ADQ9/GPIOD137 AH22
FC_ADQ10/GPIOD138 AJ23
FC_ADQ11/GPIOD139 AF23
FC_ADQ12/GPIOD140 AJ24
FC_ADQ13/GPIOD141 AJ25
FC_ADQ14/GPIOD142 AG25
FC_ADQ15/GPIOD143 AH26

SERIAL ATA

HW MONITOR

FANOUT0/GPIO52 W5
FANOUT1/GPIO53 W6
FANOUT2/GPIO54 Y9

FANIN0/GPIO56 W7
FANIN1/GPIO57 V9 AMP_EN#
FANIN2/GPIO58 W8 GPIO_HDMI_SEL_N GPIO_HDMI_SEL_N 16

TEMPIN0/GPIO171 B6 HT_ADJ0
TEMPIN1/GPIO172 A6 HT_ADJ1
TEMPIN2/GPIO173 A5 1V8_ADJ0
TEMPIN3/TALERT#/GPIO174 B5 1V8_ADJ1
TEMP_COMM C7

VIN0/GPIO175 A3 VDIMM_ADJ0
VIN1/GPIO176 B4 VDIMM_ADJ1
VIN2/GPIO177 A4 VDIMM_ADJ2
VIN3/GPIO178 C5 NB_ADJ0
VIN4/GPIO179 A7 NB_ADJ1
VIN5/GPIO180 B7 NB_ADJ2
VIN6/GBE_STAT3/GPIO181 B8 +1V5_ADJ0
VIN7/GBE_LED3/GPIO182 A8 +1V5_ADJ1

SPI ROM

NC1 G27
NC2 Y2

PS:FC_WE#/
GPIOD148;FC_OE#/
GPIOD145;FC_CE1#/
GPIOD149;FC_CE2#/
GPIOD150;FC_AVD#/
GPIOD146;FC_INT1/
GPIOD144;FC_INT2/
GPIOD147;FC_ADQ[15:0]/
GPIOD[143:128] BIOS PORT
GPIO OUTPUT

NOTE: ROUTE TEMP_COMM
AS A 10MIL TRACE

+3.3VSB

R93 R94 C149 R95
10K 10K 0.1UF/25V 1K
OCD_SPI FLASH OCD_SPI FLASH OCD_SPI FLASH

BIOS1

SPI_CS#_SEL 1 CS# VCC 8
SPI_DATAIN 2 SO HOLD# 7 SPI_HOLD0
SPI_WP# 3 WP# SCLK 6 SPI_CLK
4 GND SI 5 SPI_DATAOUT

SST25VF016B
OCD_SPI FLASH

U5 IP4220CZ6

SPI_CLK 1 6 SPI_CS#_SEL
2 5 +3.3VSB
SPI_DATAOUT 3 4 SPI_DATAIN

SPI FLASH ESD
OCD_SPI FLASH

+3.3VSB

C150
0.1UF/25V
OCD_SPI FLASH

SB800 power monitoring inputs

1. USE EXTERNAL RESISTOR DIVIDER IF INPUT VOLTAGE IS LARGER THAN 1.0V
2. MAKE SURE THE CENTER VOLTAGE IS 0.9V IF USE EXTERNAL DIVIDER, IF THE RAIL ALLOWS
   OVERVOLTAGE, SET THE CENTER VOLTAGE TO 0.5V

This page is a full-page electronic schematic diagram.

SB810-POWER & DECOUPLING

All Power Rails except VDDIO_33_S:
50 µs ≤ Power Rail Ramp time ≤ 40 ms.

VDDIO_33_S:
100 µs ≤ Power Rail Ramp time ≤ 40 ms.

SB810 Part 3 of 5

POWER

GbE Controller Not Enabled: Connected to GND.

Wake on LAN supported: Tied to a +1.1V_S5 rail.
Wake on LAN not supported: Tied to a +1.1V_S0 rail.

Wake on LAN supported: Tied to a +3.3V_S5 rail.
Wake on LAN not supported: Tied to a +3.3V_S0 rail.

SB810 GROUND Part 5 of 5

TIE PIN D8 AND C7 TOGETHER THEN TO A DEDICATED GND VIA

VDDPL_33_USB_S and VDDAN-33_USB_S_[12:1] can be tied together and share one ferrite bead

VDDAN_11_USB_S_[2:1] and VDDCR_11_USB_S_[2:1] can be tied together and share one ferrite bead

J&W

Title: SB810-POWER & DECOUPLING
Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0
Date: Wednesday, September 15, 2010
Sheet 14 of 30

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

PLACE STRAP RESISTORS DIRECTLY ON CLK NETS (WITHOUT STUBS).

SB800 REQUIRED STRAPS

MUST PULL UP TO THE SAME VOLTAGE AS VDDIO_AZ_S (3.3V or 1.5V)

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200 GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ON NB_PWRGD ENABLED DEFAULT	USE DEBUG STRAPS	NON-FUSION CPU CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER ON NB_PWRGD DISABLED	IGNORE DEBUG STRAPS DEFAULT	FUSION CPU CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM

SB810/SB850:
Allow PCIe Gen2: 10-k 5% pull-up to +3.3V_S0.
Force PCIe Gen1: 10-k 5% pull-down.
SB820M: Only provision for pull-down is required, not installed by default.

SB800 DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[30:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

LPCCLK0 : Embedded Controller (EC)
0V – Disabled
3.3V – Enabled
This strap has to be enabled to support enhanced hardware monitor features.

EC_PWM3, EC_PWM2:
ROMTYPE_1 ROMTYPE_0 ROM Type
3.3V   0V   SPI ROM
3.3V   3.3V   Reserved
0V   0V   Firmware Hub
0V   3.3V   LPC ROM (supports both LPC and PMC ROM types)
Configure these two strap pins to the corresponding state that matches the hardware ROM type installed.

LPCCLK1 : Defines clock generator.
0V – External clock mode: Use 100MHz PCIe clock as reference clock and generate internal clocks only.
3.3V – Integrated clock mode: Use 25MHz crystal clock and generate both internal and external clocks.

PCICLK1 : Set PCIe to Gen II mode.
0V – Force PCIe interface at Gen I mode.
3.3V – PCIe interfacce is at Gen II mode.

PCICLK2 : Watchdog function.
0V – Disable the boot fail timer function.
3.3V – Enable the boot fail timer function.

PCICLK3 : Default Debug Straps.
0V – Disable Debug Straps.
3.3V – Select external Debug Straps.

PCICLK4 : CPU/NB HT Clock Selection.
0V – Reserved
3.3V – Required setting for integrated clock mode
This strap is not used if the strap CLKGEN is configured for external clock generator mode.

AZ_SDOUT : Slow down core clock for low power platform.
0V – Performance mode.
3.3 V – Low Power mode.
This is required as the low power mode is not supported on the SB8xx.

AD27 : Bypass PCI PLL (used in functional test at tester).
0V– Bypass internal PLL clock.
    Use xSPciReqB_1_ as SPCI33 bypass clock.
    Use xSPciReqB_2_as A-Link bypass clock.
    Use xSPciGntB_1_as B-Link bypass clock.
    Use xSPciGntB_0_ as B-Link266 bypass clock.
3.3V – Use internal PLL-generated PLL CLK.

AD26 : ILA auto run Enable.
0V – ILA auto run enable.
3.3V – ILA auto run disable.

AD25 : Bypass FC CLK.
0V – Bypass internal FC Clk (used in functional test at tester).
    Use xSPciReqB_0_ as FC 1xClk bypass clock.
    Use xSPciGntB_2_ as FC 2xClk bypass clock.
3.3V – Use internal PLL FC Clk.

AD24 : I2C ROM enable. Load the settings for A-Link Express/PLL/ misc control from I2C ROM.
0V – Getting the value from I2C EPROM.
    I2C EPROM ADDRESS set to all zeroes.
    Use REQ3# as SDA.
    Use GNT3# as SCL.
3.3V – Disable I2C ROM

AD23 : Booting from PCI memory.
0V – Route ROM fetch to PCI bus on the very first boot. Use ROMTYPE to determine the ROM type on subsequent boots.
3.3V – Use ROMTYPE straps to determine the ROM type.

PCIEX16 SLOT

+3.3V +12V

+12V

+3.3V +3.3VSB

PCIE1

Pin	Left signal	Right signal	Pin
A1	PRSNT1#	+12V#B1	B1
A2	+12V#A2	+12V#B2	B2
A3	+12V#A3	RSVD#B3	B3
A4	GND#A4	GND#B4	B4
A5	JTAG2	SMCLK	B5
A6	JATG3	SMDAT	B6
A7	JATG4	GND#B7	B7
A8	JATG5	+3.3V#B8	B8
A9	+3.3V#A9	JTAG1	B9
A10	+3.3V#A10	3.3Vaux	B10
A11	PERST#	WAKE#	B11

Mechanical Key

11,19,20,28,29 PCIE_RST#

PCI_PME# 12,20,28

A12	GND#A12	RSVD#B12	B12
A13	REFCLK+	GND#B13	B13
A14	REFCLK-	PETp0	B14
A15	GND#A15	PETn0	B15
A16	PERp0	GND#B16	B16
A17	PERn0	PRSNT2#B17	B17
A18	GND#A18	GND#B18	B18

11 GFX_CLKP
11 GFX_CLKN

GFX_TX0P 8
GFX_TX0N 8

8 GFX_RX0P
8 GFX_RX0N

End of the x1 Connector

A19	RSVD#A19	PETp1	B19
A20	GND#A20	PETn1	B20
A21	PERp1	GND#B21	B21
A22	PERn1	GND#B22	B22
A23	GND#A23	PETp2	B23
A24	GND#A24	PETn2	B24
A25	PERp2	GND#B25	B25
A26	PERn2	GND#B26	B26
A27	GND#A27	PETp3	B27
A28	GND#A28	PETn3	B28
A29	PERp3	GND#B29	B29
A30	PERn3	RSVD#B30	B30
A31	GND#A31	PRSNT2#B31	B31
A32	RSVD#A32	GND#B32	B32

8 GFX_RX1P
8 GFX_RX1N

8 GFX_RX2P
8 GFX_RX2N

8 GFX_RX3P
8 GFX_RX3N

GFX_TX1P 8
GFX_TX1N 8

GFX_TX2P 8
GFX_TX2N 8

GFX_TX3P 8
GFX_TX3N 8

End of the x4 Connector

A33	RSVD#A33	PETp4	B33
A34	GND#A34	PETn4	B34
A35	PERp4	GND#B35	B35
A36	PERn4	GND#B36	B36
A37	GND#A37	PETp5	B37
A38	GND#A38	PETn5	B38
A39	PERp5	GND#B39	B39
A40	PERn5	GND#B40	B40
A41	GND#A41	PETp6	B41
A42	GND#A42	PETn6	B42
A43	PERp6	GND#B43	B43
A44	PERn6	GND#B44	B44
A45	GND#A45	PETp7	B45
A46	GND#A46	PETn7	B46
A47	PERp7	GND#B47	B47
A48	PERn7	PRSNT2#B48	B48
A49	GND#A49	GND#B49	B49

8 GFX_RX4P
8 GFX_RX4N

8 GFX_RX5P
8 GFX_RX5N

8 GFX_RX6P
8 GFX_RX6N

8 GFX_RX7P
8 GFX_RX7N

GFX_TX4P 8
GFX_TX4N 8

GFX_TX5P 8
GFX_TX5N 8

GFX_TX6P 8
GFX_TX6N 8

GFX_TX7P 8
GFX_TX7N 8

End of the x8 Connector

A50	RSVD#A50	PETp8	B50
A51	GND#A51	PETn8	B51
A52	PERp8	GND#B52	B52
A53	PERn8	GND#B53	B53
A54	GND#A54	PETp9	B54
A55	GND#A55	PETn9	B55
A56	PERp9	GND#B56	B56
A57	PERn9	GND#B57	B57
A58	GND#A58	PETp10	B58
A59	GND#A59	PETn10	B59
A60	PERp10	GND#B60	B60
A61	PERn10	GND#B61	B61
A62	GND#A62	PETp11	B62
A63	GND#A63	PETn11	B63
A64	PERp11	GND#B64	B64
A65	PERn11	GND#B65	B65
A66	GND#A66	PETp12	B66
A67	GND#A67	PETn12	B67
A68	PERp12	GND#B68	B68
A69	PERn12	GND#B69	B69
A70	GND#A70	PETp13	B70
A71	GND#A71	PETn13	B71
A72	PERp13	GND#B72	B72
A73	PERn13	GND#B73	B73
A74	GND#A74	PETp14	B74
A75	GND#A75	PETn14	B75
A76	PERp14	GND#B76	B76
A77	PERn14	GND#B77	B77
A78	GND#A78	PETp15	B78
A79	GND#A79	PETn15	B79
A80	PERp15	GND#B80	B80
A81	PERn15	PRSNT2#B81	B81
A82	GND#A82	RSVD#B82	B82

8 GFX_RX8P / GFX_RX8N
8 GFX_RX9P / GFX_RX9N
8 GFX_RX10P / GFX_RX10N
8 GFX_RX11P / GFX_RX11N
8 GFX_RX12P / GFX_RX12N
8 GFX_RX13P / GFX_RX13N
8 GFX_RX14P / GFX_RX14N
8 GFX_RX15P / GFX_RX15N

GFX_TX8P / GFX_TX8N 8
GFX_TX9P / GFX_TX9N 8
GFX_TX10P / GFX_TX10N 8
GFX_TX11P / GFX_TX11N 8
GFX_TX12P / GFX_TX12N 8
GFX_TX13P / GFX_TX13N 8
GFX_TX14P / GFX_TX14N 8
GFX_TX15P / GFX_TX15N 8

OCD_PCIE 16X

+3.3V
C228 22UF/6.3V
C229 0.1UF/50V
C230 0.1UF/50V
C231 0.1UF/50V
OCD_PCIE 16X

+12V
C232 470UF/16V
C233 0.1UF/50V
C234 0.1UF/50V
C235 0.1UF/50V
C236 0.1UF/50V
OCD_PCIE 16X

+3.3VSB
C237 0.1UF/50V
C238 0.1UF/50V
OCD_PCIE 16X

ALC880

AC97 FRONT AUDIO

ALC655/850/880

UA1

REAR PANEL PHONJACK

(43/44) CEN/LFE OUT — CEN/LFE-OUT
(39/41) SURROUND OUT — SURR-OUT
(48) SPDIF OUT

LINE IN (23/24) — LINE-IN/SIDE-SURR OUT
LINE OUT (35/36) — LINE-OUT
MIC IN (21/22) — MIC IN

REAR PANEL

ALC885 Configuation (7.1 Channel)

Rear Panel: 5 audio jacks + 1 SPDIF ouput
Front Panel: 2 re-tasking audio jacks

| Pin Assignment	Location	Re-tasking
FRONT (pin-35,36)/Port-D	Rear Panel	Front-Out, HP-Out
SURR (pin-39,41)/Port-A	Rear Panel	Surr-Out
CEN/LFE (pin-43,44)/Port-G	Rear Panel	Cen/Lfe-Out
LINE1 (pin-23,24)/Port-C	Rear Panel	Line-In/Side-Surr Out
MIC1 (pin-21,22)/Port-B	Rear Panel	Mic-In
SPDIF OUT (pin-48)	Rear Panel	RCA / OPTICAL SPDIF OUT
LINE2 (pin-14,15)/Port-E	Front Panel	HP-Out, Line-In, Mic-In
MIC2 (pin-16,17)/Port-F	Front Panel	Mic-In, HP-Out, Line-In

LINE IN (BLUE)
LINE IN
LINE OUT (GREEN)
LINE OUT
MIC (PINK)
MIC IN
CEN/LEF (ORANGE)
CEN/LFE OUT
SURR (BALCK)
SURROUND OUT
SPDIF OUT (RED)

ALC880 only

F_AUDIO
2X5N8PIN

JSPDIF
HEADER2X3

J&W

Title: HD 883

Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0

Date: Wednesday, September 15, 2010
Sheet 18 of 30

This page is a schematic diagram and is image-dominant.

BCM57780/57790 LAN

Trace Width > 40 Mils;
Trace Length < 200 Mils;

NVRAM TYPE	EEDATA	EECLK
ON-CHIP	0	0
EEPROM-24C64-376KHZ	0	1
EEPROM-24C512-376KHZ	1	0
MICROCHIP-24LC02-376KHZ	1	1
MICROCHIP-24LC04-376KHZ	1	1
MICROCHIP-24LC08-376KHZ	1	1

J&W

Title: BCM57780/57790 LAN
Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0
Date: Wednesday, September 15, 2010   Sheet 19 of 30

UL3

BCM57780/57790
7mm x 7mm   48-Pin QFN
BCM57788A1KMLG

VDD33_LAN2

+3.3VSB FBL8 0805 *** Near To Pin 42 42 VDDO
600ohm/1.5A
OCD_LAN2
CL33 4.7UF/10V CL34 0.1UF/25V
OCD_LAN2   OCD_LAN2

VDD12_LAN2 390mA *** Near To Pin 6,15,41 6 VDDC1 15 VDDC2 41 VDDC3
CL36 0.1UF/25V CL32 0.1UF/25V CL37 0.1UF/25V
OCD_LAN2 OCD_LAN2 OCD_LAN2

FBL11 0603 *** LAN2_AVDDL 27 AVDDL1 33 AVDDL2 39 AVDDL3
200ohm/400mA OCD_LAN2
CL39 4.7UF/10V CL40 0.1UF/25V CL41 0.1UF/25V NS
OCD_LAN2 OCD_LAN2

FBL13 0603 *** LAN2_GPHYPLLVDDL 24 GPHY_PLLVDDL/EPHY_PLLVDDL
200ohm/400mA OCD_LAN2
CL44 4.7UF/10V CL45 0.1UF/25V
OCD_LAN2 OCD_LAN2

FBL14 0603 LAN2_PCIEPLLVDDL 18 PCIE_PLLVDDL1 21 PCIE_PLLVDDL2
200ohm/400mA OCD_LAN2
CL46 4.7UF/10V CL47 0.1UF/25V
OCD_LAN2 OCD_LAN2

Q40 SSM3K7002F
12,17,28 PCI_PME#
LAN_WAKE#
R599 4.7K
VDD33_LAN

CA Near To Lan IC;CB Near To Chipset;
8 PCIE4_IN_P CL50 0.1UF/16V 17 LAN2_PCIETXP PCIE_TXD_P
8 PCIE4_IN_N CL51 0.1UF/16V 16 LAN2_PCIETXN PCIE_TXD_N
8 PCIE4_OUT_P CL52 0.1UF/16V 22 LAN2_PCIERXP PCIE_RXD_P
8 PCIE4_OUT_N CL53 0.1UF/16V 23 LAN2_PCIERXN PCIE_RXD_N
OCD_LAN2
19 LAN_WAKE# 4 WAKE#
11,17,19,28,29 PCIE_RST# 2 PERST#
11 PCIEX4_CLK_P 20 PCIE_REFCLK_P
11 PCIEX4_CLK_N 19 PCIE_REFCLK_N
LAN2_CLK_REQ# 3 CLK_REQ#

RL26 1.24K LAN2_RDAC 26 RDAC
OCD_LAN2

(Only +3.3V System Power) OCD_LAN2
+3.3V RL27 1K LAN2_VMAIN_PRSNT VMAIN_PRSNT
RL28 1K LAN2_LOW_PWR LOW_PWR
RL29 1K PCIE_LAN2 OCD_LAN2

RL30 200 LAN2_XTALO 13 XTALO
YL2 LAN2_XTALI 12 XTALI
25MHz 20PF +/-30PPM 49 VSS Package Body
CL58 27PF/50V CL59 27PF/50V
OCD_LAN2 OCD_LAN2
GND PLANE;9 VIA OCD_LAN2

90mA 25 LAN2_BIASVDDH BIASVDDH FBL9 0603 200ohm/400mA VDD33_LAN2
CL35 0.1UF/25V OCD_LAN2
OCD_LAN2

14 LAN2_XTALVDDH *** FBL10 0603 200ohm/400mA XTALVDDH
CL38 0.1UF/25V OCD_LAN2
OCD_LAN2

30 LAN2_AVDDH 36 *** FBL12 0603 200ohm/400mA AVDDH1 AVDDH2
CL42 0.1UF/25V CL43 0.1UF/25V
OCD_LAN2 OCD_LAN2

37 LAN2_MDI3- TRD3_N/DC
38 LAN2_MDI3+ TRD3_P/DC
35 LAN2_MDI2- TRD2_N/DC
34 LAN2_MDI2+ TRD2_P/DC
31 LAN2_MDI1- TRD1_N/RDN
32 LAN2_MDI1+ TRD1_P/RDP
29 LAN2_MDI0- TRD0_N/TDN
28 LAN2_MDI0+ TRD0_P/TDP

48 LAN2_LINK_SPDLED LINKLED#
47 SPD100LED#
46 SPD1000LED#/DC
45 LAN2_ACTIVELED# TRAFFICLED#
12mA

5 MODE
7 NC

VDD33_LAN2
RL22 1K RL23 1K UL4 24C08
OCD_LAN2 OCD_LAN2
44 LAN2_EECLK EECLK
43 LAN2_EEDATA EEDATA
RL24 1K RL25 1K CL54 0.1UF/25V
OCD_LAN2 OCD_LAN2 OCD_LAN2
NS NS Near To EEPROM POWER

11 LAN2_SR_LX FL2 4.7uH SR_LX
8 SR_VFB VDD12_LAN2
CL56 4.7UF/10V CL55 10UF/10V CL57 0.1UF/25V
OCD_LAN2 OCD_LAN2 OCD_LAN2
Near To Pin FL1

10 SR_VDDP VDD33_LAN2
9 SR_VDD
CL60 10UF/10V CL61 4.7UF/10V CL62 0.1UF/25V
OCD_LAN2 OCD_LAN2 OCD_LAN2
NS
Near To Pin 09,10

Trace Width > 40 Mils;
Trace Length < 200 Mils;

CONNECTOR
USBLAN2B
USB_RJ45_TRAN OCD_LAN2
LAN2_MDI0+ 10 TD+
LAN2_MDI0- 11 TD-
LAN2_MDI1+ 12 RX+
LAN2_MDI1- 13
LAN2_MDI2+ 14
LAN2_MDI2- 15 RX-
LAN2_MDI3+ 16
LAN2_MDI3- 17
LAN2_V_DAC 18
CL48 0.1UF/25V CL49 0
OCD_LAN2 OCD_LAN2
RL18 300 OCD_LAN2 VDD33_LAN2
RL20 300 OCD_LAN2
1000M=0 OHM;100M=0.01UF
LAN2_LINK_SPDLED
LAN2_ACTIVELED#

NVRAM TYPE	EEDATA	EECLK
ON-CHIP	0	0
EEPROM-24C64-376KHZ	1	0
EEPROM-24C512-376KHZ	1	0
MICROCHIP-24LC02-376KHZ	1	1
MICROCHIP-24LC04-376KHZ	1	1
MICROCHIP-24LC08-376KHZ	1	1

This page is an electronic schematic diagram and consists almost entirely of a circuit drawing with component labels.

FINTEK F71808E I/O

POWER-ON TRIP

Symbol	Value	Description
DTR1#	FAN40_100	1	Power on fan speed default duty is 40%.(PWM)(Default) FAN power on speed is the last programmed value.
		0	FAN power on speed is 100%.
SOUT1	Config4E_2E	1	Configuration Register I/O port is 4E/4F.(Default)
		0	Configuration Register I/O port is 2E/2F.

PIN 24 3VSBSW#:
S0 LOW LEVEL;
S3 DRIVE HIGH;
S5 DEFAULT IS LOW LEVEL,AND CAN BE PROGRAMMED TO DRIVER HIGH

FOR DEBUG

CPU FAN

SYSTEM FAN

MH1 150 Drill / 360Pad   NS
OCD_ATX

MH2 150 Drill / 360Pad   NS
OCD_ATX

MH3 150 Drill / 360Pad   NS
OCD_ATX

MH4 150 Drill / 360Pad   NS
OCD_AUDIO

GND_AUD   GND_AUD

ATXPWR

ATXPWR20
OCD_ATX

+5VSB_ATX-12V +5V +3.3V   +3.3V +5V +5VSB+ATX

R190 22K
OCD_ATX

R193 33 ATX_PS_ON# 14
OCD_ATX

21 SIO_PS_ON#

+5V   +3.3V
R194 4.7K   R197 4.7K
OCD_ATX   OCD_ATX
D14   1N4148
ATX_PWRGD 21,26

C281 0.1UF/50V
OCD_ATX
NS

+3.3V   +5VSB
D6   1N5819
OCD_ATX

+3.3V C288 560UF/4V OCD_ATX
C289 0.1UF/16V OCD_ATX
C290 0.1UF/16V OCD_ATX
+5V C291 0.1UF/16V OCD_ATX
C292 100UF/25V OCD_ATX
C293 0.1UF/16V OCD_ATX
+12V C294 0.1UF/16V OCD_ATX
C295 0.1UF/16V OCD_ATX
C296 0.1UF/16V OCD_ATX
C297 100UF/25V OCD_ATX
-12V C298 0.1UF/16V OCD_ATX
+5VSB_ATX C299 10UF/10V OCD_ATX
C300 0.1UF/16V OCD_ATX
C423 100uF/10V,TAN OCD_ATX

+2.5VREF +3.3VSB   +3.3VSB
R262 124 OCD_SB
R188 200 OCD_SB
U21 W83310G-R2 OCD_SB
+1.1VALW
1.19V NS
C279 0.1UF/25V OCD_SB
C280 560UF/4V OCD_SB
R192 113 OCD_SB
C278 0.1UF/25V OCD_SB

+3.3VSB
C283 560UF/4V OCD_SB
C284 0.1UF/16V OCD_SB
C285 0.1UF/16V OCD_SB
C286 0.1UF/16V OCD_SB

+5VSB
C420 0.01UF/25V OCD_SB NS
Q38 AP2301GN OCD_SB
+5V +12V +3.3V
R305 1K OCD_SB
Q37A AO4822AL 1 OCD_SB
Q37B AO4822AL 1 OCD_SB +3.3VSB
+5V_USB
C421 10UF/10V OCD_SB

+5VSB +3.3VSB
U34 ISL6506B
C287 100UF/25V OCD_SB
C282 0.1UF/16V OCD_SB

12,21,25,26 SLP_S3#
R306 10K OCD_SB +3.3VSB
R307 10K OCD_SB NS
+3.3VSB
21 CTRL1_N
Q39 SSM3K7002F OCD_SB
12,21,25 SLP_S5#

J&W

Title
ATX CONNECTOR

Size Custom | Document Number **RS880+SB850+AM3** | Rev **1.0**
Date: Wednesday, September 15, 2010   Sheet 23 of 30

5   4   3   2   1

JRS890ITX01 MODIFY HISTORY:
RV18 FROM 23.2K/SMD0402 MODIFY TO 20K/SMD0402;
RV34 FROM 51K/SMD0402 MODIFY TO 68K/SMD0402;
RV17 FROM 6.2K/SMD0603 MODIFY TO 3K/SMD0603;
RV9 RV12 RV14 FROM 4.99K/SMD0402 MODIFY TO 10K/SMD0402;
RV44 RV46 RV49 FROM 23.2K/SMD0402 MODIFY TO 12K/SMD0402;

J&W
Title
uP6214 PWM
Size C
Document Number
RS880+SB850+AM3
Rev 1.0
Date: Wednesday, September 15, 2010
Sheet 24 of 30

DDR,NB,SB,HT Power

VCC_NB   +1.2V_CPUHT

CE1 220UF/2.5V,POSCAP9mohm C301 1UF/16V
OCD_PCHIP   OCD_PCHIP

+1.1V_SB

CE4 220UF/2.5V,POSCAP9mohm C302 1UF/16V
OCD_PCHIP   OCD_PCHIP

+5V L11 1.0UH/20A/SMD
CB1 0.1UF/16V CB2 1UF/25V CE2 270UF/16V

R204 2.2 OCD_PCHIP D7 B5819W
+12V C303 1UF/16V PVCC2
EN_NB_VCC
R205 10K
R208 2.2
Q12 AON6428L
CB5 0.1UF/16V

U23
COMP OSC VCC BOOT UGATE PHASE
1 BT11
2 HG11
8 PHA_11
L3 2.2UH/SMD
VCC_NB
FB GND LGATE
4 LG11
uP6103

Q14 AON6718L Q15 AON6718L
R211 2.2
CE5 1000UF/6.3V CE6 1000UF/6.3V
R214 10K
C310 2200PF/50V

R216 200 C312 0.01UF/16V
VCC_NB_FB
R218 1K,1%

ADJ2	ADJ1	ADJ0	OUTPUT
1	1	1	1.15V
1	1	0	1.20V
1	0	1	1.25V
1	0	0	1.30V
0	1	1	1.36V
0	1	0	1.41V
0	0	1	1.47V
0	0	0	1.52V

R223 20K,1%

| uP6103 | 0.6V | 2.7K | 5.6K | 11.5K | 1.1K | 1K |
| RT8105 | 0.8V | 3.6K | 7.5K | 15K | 2.2K | 1K | 1.16V |

VLDT_EN 21,24
SLP_S3# 12,21,23,26
VRM_PWRGD 21,24

5VDUAL L2 1.0UH/20A/SMD
CB3 0.1UF/16V CB4 1UF/25V CE3 270UF/16V

PVCC1 R203 2.2 D8 B5819W
C304 1UF/16V PVCC
ENDDR 7
R206 10K
R209 2.2
Q13 AON6428L
CB6 0.1UF/16V

U24
COMP OSC VCC BOOT UGATE PHASE
1 BT15
2 HG15
8 PHA_15
L4 2.2UH/SMD
VCCDDR
FB GND LGATE
4 LG15
uP6103

Q16 AON6718L Q17 AON6718L
R213 2.2
CE7 1000UF/6.3V CE8 1000UF/6.3V
R215 10K
C311 2200PF/50V

R217 200 C313 0.01UF/16V
VCCDDR_FB
R219 1K,1%

R227 47K

ADJ2	ADJ1	ADJ0	OUTPUT
1	1	1	1.53V
1	1	0	1.58V
1	0	1	1.64V
1	0	0	1.69V
0	1	1	1.73V
0	1	0	1.78V
0	0	1	1.84V
0	0	0	1.89V

| uP6103 | 0.6V | 3.3K | 6.2K | 12.1K | 732 | 1.13K | 1.53V |
| RT8105 | 0.8V | 4.02K | 8.2K | 18K | 1.1K | 1K | 1.53V |

+5VSB
R228 4.7K
Q18 SSM3K7002F
D9 B5819W
Q19 SSM3K7002F
EN_NB_VCC
C314 0.1UF/10V
Q20 SSM3K7002F
EN_1V5
VDDNB_RUN R232 1K Q21 2N3904
C320 0.1UF/10V C315 0.1UF/10V
+1.2V_CPUHT 1.2V@6A

VCCDDR +3.3V
R230 1K,1% U25 W83310G-R
R233 1K,1%
VTT_DDR
C317 0.1UF/10V C318 0.1UF/10V C319 0.1UF/10V

+3.3VSB +12V LM358_VCC
R231 2.2
R304 220
C316 1UF/16V +1.8V
U26A LM358M
R303 100
1.03V
R301 205
R302 20K
1.05V_USB 1.053V
C414 1UF/10V C415 0.1UF/25V CE13 560UF/4V

+1.2V_CPUHT 1.2V@6A
C321 1UF/10V C322 0.1UF/25V

Q30 AON6718L

VTT_DDR
CE9 220UF/2.5V,POSCAP9mohm
VTT_DDR
CE10 220UF/2.5V,POSCAP9mohm

+1.8V
C323 0.1UF/10V C324 0.1UF/10V C325 0.1UF/10V

+3.3VSB +2.5VREF LM358_VCC
C326 0.1UF/50V
R235 169
1.043V
U26B LM358M
R238 121
R240 205
R241 280
C327 1UF/10V C328 0.1UF/25V CE12 560UF/4V

+3.3V
R600 100 +2.5VREF
C338 2.2UF/10V
Q41 AZ431
+1.8V

+12V Q22 AP2301GN
5VDUAL
R234 10K
PVCC1
D10 BAT54C
R236 33
Q25 SSM3K7002F
R239 10K
SLP_S3# 12,21,23,26

+12V VCCDDR +1.5V
R237 2.2K
Q24 AO3402
EN_1V5

1	1	1.84V
1	0	1.88V
0	1	1.93V
0	0	1.97V

+5VSB R596 10 U35 UP6264BMA8
CB20 0.1UF/25V
R597 20K 5VCCDRV
R598 15K
R393 1K ENDDR
VCC EN
GND 1V5
SCL 0V9
SDA 1V2
1V5REF
1V2REF R318 1K EN_NB_VCC
R26 10K
CB71 0.1UF/25V CB73 0.1UF/25V

6,12,24 SCLK
6,12,24 SDATA

+12V R242 2.2K
+5VSB_ATX
+5V R243 10 U27 UP7501M8
+5VSB_ATX
5VCC 5VCCDRC
5VSB 5VSBDRV
GND S5
MODE S3
R244 10K C330 0.1UF/25V C331 0.1UF/25V
5VCCDRV
5VSBDRV
Q27 AP2301GN
C329 0.01UF/25V 5VDUAL
Q26 AO4468
RN8 0 RN9 0
C332 100UF/10V,TAN
SLP_S5# SLP_S5# 12,21,23
SLP_S3# SLP_S3# 12,21,23,26

VCC_NB>1.16V

PC BUZZER

FRONT PANEL SILKSCREEN

1, 3	HD LED
2, 4	POWER LED
5, 7	RESET BTN
6, 8	POWER BTN

Title: **F_Panel, PWR_GD**

Size: Custom Document Number: **RS880+SB850+AM3** Rev: **1.0**

Date: Wednesday, September 15, 2010 Sheet 26 of 30

J&W

Clock chip has internal serial terminations
for differencial pairs, external resistors are
reserved for debug purpose.

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLCOK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLCOK

FSB4	FSB3	FSB2	FSB1	FSB0	CPU	HTT(single) SEL_HTT=1	HTT(Differential) SEL_HTT=0	VCO	SRC	ATiG[3:0]	SB_SRC
0	1	1	1	1	200M	66M	100M	600M	100M	100M	100M

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases

J&W

Title: RTM880N-790 CLOCK GEN

Size: Custom
Document Number: RS880+SB850+AM3
Rev: 1.0

Date: Wednesday, September 15, 2010 Sheet 27 of 30

MINIPCIE1

+3.3V 1000mA(Max) 750mA(Normal)
+3.3Vaux 2750mA(Max) 1100mA(Normal)
+1.5V 500mA(Max) 375mA(Normal)

+3.3VSB+3.3VSB+1.5V

MINI-PCIE V1.2 SPEC;

Pin	Signal		Signal	Pin
1	WAKE#		+3.3V_1/+3.3Vaux	2
3	RSV#3/COEX1		GND#4	4
5	RSV#5/COEX2		1.5V_1	6
7	CLKREQ#		UIM_PWR	8
9	GND#9		UIM_DATA	10
11	REFCLK-		UIM_CLK	12
13	REFCLK+		UIM_RESET	14
15	GND#15		UIM_VPP	16
17	RSV#17/UIM_C8		GND#18	18
19	RSV#19/UIM_C4		W_DISABLE#	20
21	GND#21		PERST#	22
23	PERn0 MB:Receiver		+3.3Vaux	24
25	PERp0 MB:Receiver		GND#26	26
27	GND#27		1.5V_2	28
29	GND#29		SMB_CLK	30
31	PETn0 MB:Transmitter		SMB_DATA	32
33	PETp0 MB:Transmitter		GND#34	34
35	GND#35		USB_D-	36
37	RSV#37/GND#37		USB_D+	38
39	RSV#39/+3.3Vaux		GND#40	40
41	RSV#41/+3.3Vaux		LED_WWAN#	42
43	RSV#43/GND#43		LED_WAN#	44
45	RSV#45		LED_WPAN#	46
47	RSV#47		1.5V_3	48
49	RSV#49		GND#50	50
51	RSV#51			52

MINIPCIE
OCD_MINIPCIE

12,17,20 PCI_PMEK
11 PCIEX1_CLK_N
11 PCIEX1_CLK_P

13 SATA_RX4N   R278 0 SSD OCD_MINIPCIE
13 SATA_RX4P   R279 0 SSD OCD_MINIPCIE
11 SB_GPP_RX0N R280 0 PCIE OCD_MINIPCIE
11 SB_GPP_RX0P R281 0 PCIE OCD_MINIPCIE
11 SB_GPP_TX0N C355 0.1UF/16V PCIE OCD_MINIPCIE
11 SB_GPP_TX0P C356 0.1UF/16V PCIE OCD_MINIPCIE
13 SATA_TX4N   R282 0 SSD OCD_MINIPCIE
13 SATA_TX4P   R283 0 SSD OCD_MINIPCIE

+3.3VSB

R311 0 DEBUG OCD_MINIPCIE LAD3 11,21
R312 0 DEBUG OCD_MINIPCIE LFRAME# 11,21
R313 0 DEBUG OCD_MINIPCIE LAD1 11,21
R314 0 DEBUG OCD_MINIPCIE LAD0 11,21
R315 0 DEBUG OCD_MINIPCIE LAD2 11,21

R310 4.7K +3.3VSB
PCIE_RST OCD_MINIPCIE PCIE_RST# 11,17,19,20,29

USBN8 12
USBP8 12

+3.3V R285 0 SSD OCD_MINIPCIE

C357 10UF/10V SSD
C358 0.1UF/25V SSD

FOR SSD POWER

11 PCI_CLK0 PCI_CLK0 R316 0 DEBUG OCD_MINIPCIE

+3.3VSB

C371 4.7UF/10V C372 0.1UF/25V C368 10UF/10V C369 0.1UF/25V C370 0.1UF/25V C365 0.1UF/25V
OCD_MINIPCIE

+1.5V

C373 10UF/10V C361 10UF/10V C362 0.1UF/25V C363 0.1UF/25V
NS OCD_MINIPCIE OCD_MINIPCIE OCD_MINIPCIE

H1
Hole+Dowel
OCD_MINIPCIE

+1.8V
R284 1K OCD_ACC
Q34A CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC NS
4,9,11 CPU_RESET_L   IMC_CRST_L 12

C416 0.1UF/25V OCD_ACC

+1.8V
R286 1K OCD_ACC
Q33A CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC NS
4 CPU_DBREQ#   IMC_DBREQ# 12

+1.8V
R287 1K OCD_ACC
Q33B CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC NS
4 CPU_DBRDY   IMC_DBRDY 12

C417 0.1UF/25V OCD_ACC

+1.8V
R288 1K ACC OCD_ACC
Q35B CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC
4 CPU_TCK   IMC_TCK 12

+1.8V
R289 1K ACC OCD_ACC
Q35A CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC
4 CPU_TMS   IMC_TMS 12

C418 0.1UF/25V OCD_ACC

+1.8V
R290 1K OCD_ACC
Q36B CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC
4 CPU_TDI   IMC_TDO 12

+1.8V
R291 1K ACC OCD_ACC
Q36A CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC
4 CPU_TRST#   IMC_TRST# 12

C419 0.1UF/25V OCD_ACC

+1.8V
R292 1K ACC OCD_ACC
Q34B CYMBT3904DW1T1G_SOT-363 1
OCD_ACC ACC NS
4 CPU_TDO   IMC_TDI 12

Note:
1. Every Power trace (3.3V, 1.05V, A3.3V, 12V, 5V, VCCCH1-2) should be broad.
2. 2nd layer of this entire circuit should be grounded.
3. Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
4. Capacitors C100-113 should be located next to U1,
   and connected to GND tightly -- by tracing shortly and broadly.
5. For signal traces, routing priority is as follows;
   USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
6. At any crossing for every trace except ground,
   sufficient area of ground plane between each other should be put.
7. Follow the basic of transmission trace pair when routing any signal trace.
   > Remove any impairment or discontinuity.
   > Keep same length by each other.
   > Keep same width and spacing.
8. The differential impedance of nominal value is as follows.
   > USB 3.0 / 2.0 --- 90ohm
   > PCI express Gen 1.(2.5GT/s) --- 100ohm   PCI express Gen 2.(5GT/s)   --- 85ohm
   PCB trace impedance would be a non-continues value by its design rules.
   The differential impedance adopt the nearest value that can be manufactured at PCB
   For more information please refer to 'USB3.0 Board Design Guide' in design kit.

Impedance of this PCB trace
is set as 100ohm-differential
to meet PCI Express Gen.1
MODIFY TO 85ohm;

Put close to NEC
Put close to SB

Power on Reset

PSEL: PCI Express/ExpressCard select signal
1: Others
0: ExpressCard or Mini card

Put close to U1
Do check with crystal vendor
if the value of C60, C61 and R30
are all appropriate.

CSEL: Clock select signal
0: 24 MHz crystal mode
1: 48 MHz external clock input

XT1: Oscillator in
During 24 MHz crystal mode, connect to 24 MHz
crystal.In using external 48 MHz clock, this pin must
be clamped to low.

XT2: Oscillator out or external clock input
During 24 MHz crystal mode, connect to 24 MHz
crystal. In using external 48 MHz clock, this pin is
used for external 48 MHz clock input signal.

uPD720200

USB SS (90Ohm-differential)
USB HS (90Ohm-differential)
USB SS (90Ohm-differential)

USB SS (90Ohm-differential)
USB HS (90Ohm-differential)
USB SS (90Ohm-differential)

Put close to U1
Short and broad connection to GND
Don't split R40 into multiple resistors.

Put close to CN2
Put close to CN1

Low ESR

U29
U1
USB1 USB3X2
U30 MX25L512
U31_RClamp0524P
U32_RClamp0524P
U33 IP4220CZ6

J&W
Title
NEC D720200 USB 3.0
Size Custom
Document Number
RS880+SB850+AM3
Rev 1.0
Date: Wednesday, September 15, 2010   Sheet   29   of   30

J&W

Title
HISTORY

Size	Document Number	Rev
Custom	**RS880+SB850+AM3**	**1.0**

Date: Wednesday, September 15, 2010   Sheet   30   of   30