


# Rs740/780+SB600 DESIGN

## RS740/780+SB700+AM2G2

LiuZH Confidential

REV 1.0 Update: MAY 14,2007


01	Cover sheet
02	K8 AM2 HT BUS
03	K8 AM2 DDR I/F
04	K8 AM29 MISC SIGNAL
05	K8 AM2 POWER
06	DDRII CHANNEL A DDR SLOT1
07	DDRII CHANNEL B DDR SLOT2
08	DDRII CHANNEL A DDR SLOT3
09	DDRII CHANNEL B DDR SLOT4
10	RD480 PART A,C--HT ,SIDE MEMORY
11	RD480 PART B--PCI-EXPRESS
12	RD480 PART D--SYSTEM,VGA,GPIO,MISC
13	RD480 PART E--POWER
14	SB600 PART A--PCI,LPC,CPU,PCIE
15	SB600 PART B--ACPI,HDA,USB,GPIO
16	SB600 PART C--SPI,HWM,IDE,SATA
17	SB600 PART D--POWER
18	VGA CONNECTOR
19	PCI EXPRESS X16 DISPLAY
20	PCI EXPRESS X8,X1 SLOT
21	PCI SLOT 1, 2, 3
22	HDA CODEC(ALC880/ALC861)
23	USB/KB/MS/BIOS/HOLE
24	W83627EHF SI/O,FAN,HW MONITOR
25	COM/LPT
26	ATX, FRONT PANEL, LOGIC
27	DDR & Misc POWER
28	K8 CPU VRD ISL6566
29	PCIe GIGA/MEGA LAN--RTL8101E/RTL8111B
30	CLOCK--ICS951462
31	HISTORY & SILKSCREEN




<b>J&amp;W</b>		
Title <b>COVER SHEET</b>		
Size	Document Number	Rev
Custom	<b>RS880+SB850+AM3</b>	<b>1.0</b>
Date: Wednesday, September 15, 2010	Sheet	1 of 30

# Clawhammer HT Interface

LAYOUT: Place HT bypass caps on topside near unconnected Clawhammer HT Link




# Clawhammer DDR Interface




## MEMORY CLOCK TRANSLATION

DIMM	DDR3 Memory Signal	CPU Signal
DIMM A0	MEM_MA0_CLK1 MEM_MA0_CLK0	MA_CLK2 MA_CLK4
DIMM A1	MEM_MA1_CLK1 MEM_MA1_CLK0	MA_CLK5 MA_CLK3
DIMM B0	MEM_MB0_CLK1 MEM_MB0_CLK0	MB_CLK2 MB_CLK4
DIMM B1	MEM_MB1_CLK1 MEM_MB1_CLK0	MB_CLK5 MB_CLK3

<b><i>J&amp;W</i></b>			
Title <b>AM2+ DDRII I/F</b>			
Size Custom	Document Number <b>RS880+SB850+AM3</b>		Rev <b>1.0</b>
Date: Wednesday, September 15, 2010	Sheet	3	of 30



















RS780 A13 \*: GREEN/BLUE: Connected to GND through two separate 150 1% resistors. RED: Connected to GND through two separate 140 1% resistors.



RS740/RS780/RS780 difference table (Control signal)


	RS740	RX780	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP_OUT(default)/IN	OD	OD	OD/3.3V IN
LDT_STOP_P (IN/default)/OUT	3.3V IN	1.8V IN	3.3V IN/OD
SYSTEMRESETb_IN	3.3V IN	1.8V IN	3.3V IN

RX780/RS740/RS780 DEBUG PIN MAPPING

	RX780	RS740	RS780
DEBUG_OUT0	GREEN(DFT_GPIO1)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	Y(DFT_GPIO2)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	BLUE(DFT_GPIO3)	LVDS_BLOK	LVDS_BLOK
DEBUG_OUT3	COMP_Pb(DFT_GPIO4)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL


RS740/RS780 POWER RAIL VOLTAGE TABLE

	RS740	RS780	RS740	RS780
AVDD	3.3V	3.3V	VDDA18PCIE	Float
AVDDDI	1.8V	1.8V	VDDA18PCIEPLL	1.2V
AVDDQ	1.8V	1.8V	VDDC	1.2V
IOPLLVD	1.2V	1.1V	VDDHT	Float
IOPLLVD18	1.8V	1.8V	VDDHTRX	Float
PLLVD18	1.8V	1.8V	VDDHTTX	1.2V
PLLVD	1.2V	1.1V	VDDL18	1.8V
VDD_MEM	1.8V	1.8V	VDDL18	1.8V
VDD_MEM18	Float	1.8V	VDDL18	1.8V
VDD18	1.8V	1.8V	VDDPCIE	1.2V
VDDA18HTPLL	1.8V	1.8V	VDDR3	3.3V





RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLVDD18	+1.8V	NC	+1.8V	VDDL33	+3.3V	NC	NC



	VCC_NB	VDDHT11	VDD_PCIE
RS740	1.2V	1.2V	1.2V
RS780	1.1V	1.1V	1.1V








 VDDPL\_33\_USB\_S and VDDAN-33\_USB\_S [12:1] can be tied together and share one ferrite bead

 VDDAN\_11\_USB\_S [2:1] and VDDCR\_11\_USB\_S [2:1] can be tied together and share one ferrite bead








OVERLAP COMMON PADS WHERE  
POSSIBLE FOR DUAL-OP RESISTORS.



PLACE STRAP RESISTORS DIRECTLY  
ON CLK NETS (WITHOUT STUBS).

## SB800 REQUIRED STRAPS

MUST PULL UP TO THE SAME  
VOLTAGE AS VDDIO\_AZ\_S  
(3.3V or 1.5V)



	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ON NB_PWRGD ENABLED DEFAULT	USE DEBUG STRAPS	NON-FUSION CPU CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	ROM TYPE: H, H = Reserved	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER ON NB_PWRGD DISABLED	IGNORE DEBUG STRAPS DEFAULT	FUSION CPU CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT

SB810/SB850:

Allow PCIE Gen2: 10-k 5% pull-up to +3.3V\_S0.

Force PCIE Gen1: 10-k 5% pull-down.

SB820M: Only provision for pull-down is required, not installed by default.

AD27 : Bypass PCI PLL (used in functional test at tester).

0V – Bypass internal PLL clock.

Use xSPciReqB\_1\_ as SPCi33 bypass clock.

Use xSPciReqB\_2\_ as A-Link bypass clock.

Use xSPciGntB\_1\_ as B-Link bypass clock.

Use xSPciGntB\_0\_ as B-Link266 bypass clock.

3.3V – Use internal PLL-generated PLL CLK.

AD26 : ILA auto run Enable.

0V – ILA auto run enable.

3.3V – ILA auto run disable.

AD25 : Bypass FC CLK.

0V – Bypass internal FC Clk (used in functional test at tester).

Use xSPciReqB\_0\_ as FC 1xCik bypass clock.

Use xSPciGntB\_2\_ as FC 2xCik bypass clock.

3.3V – Use internal PLL FC Clk.

AD24 : I2C ROM enable. Load the settings for A-Link Express/PLL/ misc control from I2C ROM.

0V – Getting the value from I2C EPROM.

I2C EPROM ADDRESS set to all zeroes.

Use REQ3# as SDA.

Use GNT3# as SCL.

3.3V – Disable I2C ROM

AD23 : Booting from PCI memory.

0V – Route ROM fetch to PCI bus on the very first boot. Use ROMTYPE to determine the ROM type on subsequent boots.

3.3V – Use ROMTYPE straps to determine the ROM type.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

LPCCCLK0 : Embedded Controller (EC)

0V – Disabled

3.3V – Enabled

This strap has to be enabled to support enhanced hardware monitor features.

EC\_PWM3, EC\_PWM2:

ROMTYPE\_1 ROMTYPE\_0 ROM Type

3.3V 0V SPI ROM

3.3V 3.3V Reserved

0V 0V Firmware Hub

0V 3.3V LPC ROM (supports both LPC and PMC ROM types)

Configure these two strap pins to the corresponding state that matches the

hardware ROM type installed.

LPCCCLK1 : Defines clock generator.

0V – External clock mode: Use 100MHz PCIE clock as reference clock and generate internal clocks only.

3.3V – Integrated clock mode: Use 25MHz crystal clock and generate both internal and external clocks.

PCICLK1 : Set PCIE to Gen II mode.

0V – Force PCIE interface at Gen I mode.

3.3V – PCIE interface is at Gen II mode.

PCICLK2 : Watchdog function.

0V – Disable the boot fail timer function.

3.3V – Enable the boot fail timer function.

PCICLK3 : Default Debug Straps.

0V – Disable Debug Straps.

3.3V – Select external Debug Straps.

PCICLK4 : CPU/NB HT Clock Selection.

0V – Reserved

3.3V – Required setting for integrated clock mode

This strap is not used if the strap CLKGEN is configured for external clock generator mode.

AZ\_SDOUT : Slow down core clock for low power platform.

0V – Performance mode.

3.3 V – Low Power mode.

This is required as the low power mode is not supported on the SB8xx.


**J&W**


Title **SB810-STRAPS**

Size Custom Document Number **RS880+SB850+AM3**





Rev **1.0**

Date: Wednesday, September 15, 2010 Sheet 15 of 30






J&W		
Title PCIEX16 SLOT		
Size Custom	Document Number RS880+SB850+AM3	Rev 1.0
Date: Wednesday, September 15, 2010 Sheet 17 of 30		





## REAR PANEL PHONJACK



**ALC885 Configuration (7.1 Channel)**

**Rear Panel: 5 audio jacks + 1 SPDIF output**  
**Front Panel: 2 re-tasking audio jacks**




Pin Assignment	Location	Re-tasking
FRONT (pin-35,36)/Port-D	Rear Panel	Front-Out, HP-Out
SURR (pin-39,41)/Port-A	Rear Panel	Surr-Out
CEN/LFE (pin-43,44)/Port-G	Rear Panel	Cen/Life-Out
LINE1 (pin-23,24)/Port-C	Rear Panel	Line-In/Side-Surr Out
MIC1 (pin-21,22)/Port-B	Rear Panel	Mic-In
SPDIF OUT (pin-48)	Rear Panel	RCA / OPTICAL SPDIF OUT
LINE2 (pin-14,15)/Port-E	Front Panel	HP-Out, Line-In, Mic-In
MIC2 (pin-16,17)/Port-F	Front Panel	Mic-In, HP-Out, Line-In














			
<b>Title</b> <b>FINTEK F71808E I/O</b>			
<b>Size</b> <b>Custom</b>	<b>Document Number</b> <b>RS880+SB850+AM3</b>		<b>Rev</b> <b>1.0</b>
<b>Date:</b> Wednesday, September 15, 2010		<b>Sheet</b> 21   of   30	







12	USBP0	USBP0
12	USBP1	USBP1
12	USBP2	USBP2
12	USBP3	USBP3
12	USBP4	USBP4
12	USBP5	USBP5
12	USBP6	USBP6
12	USBP7	USBP7
12	USBP8	USBP8
12	USBP9	USBP9
12	USBP10	USBP10
12	USBP11	USBP11
12	USBP12	USBP12
12	USBP13	USBP13
12	USBP14	USBP14
12	USBP15	USBP15
12	USBP16	USBP16
12	USBP17	USBP17
12	USBP18	USBP18
12	USBP19	USBP19
12	USBP20	USBP20
12	USBP21	USBP21
12	USBP22	USBP22
12	USBP23	USBP23
12	USBP24	USBP24
12	USBP25	USBP25
12	USBP26	USBP26
12	USBP27	USBP27
12	USBP28	USBP28
12	USBP29	USBP29
12	USBP30	USBP30
12	USBP31	USBP31
12	USBP32	USBP32
12	USBP33	USBP33
12	USBP34	USBP34
12	USBP35	USBP35
12	USBP36	USBP36
12	USBP37	USBP37
12	USBP38	USBP38
12	USBP39	USBP39
12	USBP40	USBP40
12	USBP41	USBP41
12	USBP42	USBP42
12	USBP43	USBP43
12	USBP44	USBP44
12	USBP45	USBP45
12	USBP46	USBP46
12	USBP47	USBP47
12	USBP48	USBP48
12	USBP49	USBP49
12	USBP50	USBP50
12	USBP51	USBP51
12	USBP52	USBP52
12	USBP53	USBP53
12	USBP54	USBP54
12	USBP55	USBP55
12	USBP56	USBP56
12	USBP57	USBP57
12	USBP58	USBP58
12	USBP59	USBP59
12	USBP60	USBP60
12	USBP61	USBP61
12	USBP62	USBP62
12	USBP63	USBP63
12	USBP64	USBP64
12	USBP65	USBP65
12	USBP66	USBP66
12	USBP67	USBP67
12	USBP68	USBP68
12	USBP69	USBP69
12	USBP70	USBP70
12	USBP71	USBP71
12	USBP72	USBP72
12	USBP73	USBP73
12	USBP74	USBP74
12	USBP75	USBP75
12	USBP76	USBP76
12	USBP77	USBP77
12	USBP78	USBP78
12	USBP79	USBP79
12	USBP80	USBP80
12	USBP81	USBP81
12	USBP82	USBP82
12	USBP83	USBP83
12	USBP84	USBP84
12	USBP85	USBP85
12	USBP86	USBP86
12	USBP87	USBP87
12	USBP88	USBP88
12	USBP89	USBP89
12	USBP90	USBP90
12	USBP91	USBP91
12	USBP92	USBP92
12	USBP93	USBP93
12	USBP94	USBP94
12	USBP95	USBP95
12	USBP96	USBP96
12	USBP97	USBP97
12	USBP98	USBP98
12	USBP99	USBP99
12	USBP100	USBP100

<b>J&amp;W</b>		
<b>K/B, USB</b>		
Size	Document Number	Rev
Custom	<b>RS880+SB850+AM3</b>	<b>1.0</b>
Date:	Wednesday, September 15, 2010	Sheet 22 of 30









- FRONT PANEL SILKSCREEN**
- |      |           |
|------|-----------|
| 1, 3 | HD LED    |
| 2, 4 | POWER LED |
| 5, 7 | RESET BTN |
| 6, 8 | POWER BTN |

<b>J&amp;W</b>		
Title		
<b>F_Panel, PWR_GD</b>		
Size	Document Number	Rev
Custom	<b>RS880+SB850+AM3</b>	<b>1.0</b>
Date: Wednesday, September 15, 2010		
Sheet 26 of 30		



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLCOK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLCOK

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

FSB4	FSB3	FSB2	FSB1	FSB0	CPU	HTT(single) SEL_HTT=1	HTT(Differential) SEL_HTT=0	VCO	SRC	ATIG[3:0]	SB_SRC
0	1	1	1	1	200M	66M	100M	600M	100M	100M	100M

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases

J&W

Title

RTM880N-790 CLOCK GEN

Size

Custom

Document Number

RS880+SB850+AM3

Date: Wednesday, September 15, 2010

Rev



1.0

Sheet

27


of


30



<b>J&amp;W</b>			
Title <b>HDT</b>			
Size Custom	Document Number <b>RS880+SB850+AM3</b>		Rev <b>1.0</b>
Date: Wednesday, September 15, 2010	Sheet	28 of 30	

- Note:
1. Every Power trace (3.3V, 1.05V, A3.3V, 12V, 5V, VCCCH1-2) should be broad.
  2. 2nd layer of this entire circuit should be grounded.
  3. Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
  4. Capacitors C100-113 should be located next to U1, and connected to GND tightly -- by tracing shortly and broadly.
  5. For signal traces, routing priority is as follows;  
USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
  6. At any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
  7. Follow the basic of transmission trace pair when routing any signal trace.  
> Remove any impairment or discontinuity.  
> Keep same length by each other.  
> Keep same width and spacing.
  8. The differential impedance of nominal value is as follows.  
> USB 3.0 / 2.0 --- 90ohm  
> PCI express Gen 1.(2.5GT/s) --- 100ohm PCI express Gen 2.(5GT/s) --- 85ohm  
PCB trace impedance would be a non-continues value by its design rules.  
The differential impedance adopt the nearest value that can be manufactured at PCB  
For more information please refer to 'USB3.0 Board Design Guide' in design kit.





<i><b>J&amp;W</b></i>			
Title <b>HISTORY</b>			
Size	Document Number		Rev
Custom	<b>RS880+SB850+AM3</b>		<b>1.0</b>
Date:	Wednesday, September 15, 2010		Sheet 30 of 30