


# Clawhammer HT Interface


LAYOUT: Place HT bypass caps on topside near unconnected Clawhammer HT Link










#### Clawhammer DDR Interface VCCDDR C CU8 CU9 10UF/10V 0.1UF/10V 0CD\_CPU OCD\_CPU CU54 15 OCD\_CPU 10UF/10V OCD\_CPU SEC 4 OF 6 MB\_CHECK[7] MB\_CHECK[6] MB\_CHECK[5] MB\_CHECK[4] MB\_CHECK[2] MB\_CHECK[2] MB\_CHECK[1] MB\_CHECK[1] AH13 MB DATA(AS) AH14 MS DATA(AS) AH15 MB DATA(AS) AH16 MB DATA(AS) AH16 MB DATA(AS) AH16 MB DATA(AS) AH16 MB DATA(AS) AH17 MB DATA(AS) AH18 MB DATA(AS) AH19 MB DATA SEC 3 OF 6 AM2G2 940 K25 J26 G28 G27 L24 K27 H29 H27 AE14 AG14 AG16 AD17 AD13 AE13 MA\_CHECK[7] MA\_CHECK[6] MA\_CHECK[5] MA\_CHECK[4] MA\_DATA[63] AM2G2 940 MA\_D[0:63] MA DATAIS9 MA CHECK[3] MA\_DATA[58 MA\_DATA[57 MA\_CHECK[3] MA\_CHECK[1] AG15 AE16 AG17 J29 AJ14 MB\_DM[8] MB\_DM[7] MB\_DQM[0:7] 6 MA DATAIS6 MA CHECKIO MA DATAISS MB\_DM[6] 4 AE18 3 AD21 2 AG22 MB\_DM[5] MB\_DM[4] MA\_DM[8] MA\_DM[7] MA\_DM[6] MA\_DM[5] MA\_DM[4] MA\_DM[3] MA\_DM[2] MA\_DM[1] MA\_DM[0] MA DATAI52 MB DMI31 MA DATAIS MB\_DM[2] MB\_DM[1] MA DATA[49 MB\_DM[0] MA DATA[48 MA\_DATA[46 MA\_DATA[47 MA\_DATA[46 MB\_DQS[8] MB\_DQS[7] MB\_DQS[6] MB\_DQS[5] MB\_DQS[4] MB\_DQS[3] MB\_DQS[2] MB\_DQS[1] MA DATAI4 AG26 AE22 AG23 AH25 MA\_DATA[44 MA\_DATA[43 MA\_DATA[42 MA\_DATA[41] D28 AD15 MA AG18 MA AG24 MA AG27 MA D29 MA C25 MA E19 MA MA\_DQS[8] MA\_DQS[7] MA\_DQS[6] AF25 AJ28 AJ29 AF29 MA\_DATA[40] MA\_DATA[39] MA DQS[5] MA DATAISE MA DOSIA MA\_DATA[36 MA\_DATA[36 MA\_DQS[3] MA\_DQS[2] ΔF26 AJ27 MA DATA[35 MA DOSI11 MB DQS\*[8 MB\_DQS\*[7 MB\_DQS\*[6 MB\_DQS\*[5 MA DATAI34 MA DOSIO MA\_DQSN[0:7] 6 MA DATA[31 MA DQS\*[8] MB DQS\*[4 MA\_DQS\*[8 MA\_DQS\*[7 MA\_DQS\*[6 MA\_DQS\*[4 MA\_DQS\*[4 MA\_DQS\*[2 MA\_DQS\*[1 MA\_DQS\*[1 MA\_DQS\*[0 MA DATAI30 MB\_DQS\*[3 MB\_DQS\*[2 MB\_DQS\*[1 MA DATA[28 MA\_DATA[28 MA\_DATA[27 MA\_DATA[26 MA\_DATA[25 MA\_DATA[24 MB\_DQS\* LAYOUT: 15MIL TRACE F12 MEM\_CPU\_VREF M VRFF MB0\_CLK[0]/MB\_CLK\_H5 MB0\_CLK\*[0]/MB\_CLK\_L5 MAO\_CLK[0]/MA\_CLK\_H5 MAO\_CLK\*[0]/MA\_CLK\_L5 MA DATA[20 E26 C26 G23 F23 E22 MA\_DATA[19 MA\_DATA[18 MA0\_CLK[1]/MA\_CLK\_H1 MA0\_CLK\*[1]/MA\_CLK\_L1 MB0\_CLK[1]/MB\_CLK\_H1 MB0\_CLK\*[1]MB\_CLK\_L1 MA DATAI17 MA DATAI1 AJ19 AK19 MA\_DATA[16 MA\_DATA[15 MA\_DATA[14 MA0\_CLK[2]/MA\_CLK\_H7 MA0\_CLK\*[2]/MA\_CLK\_L7 MB0\_CLK[2]/MB\_CLK\_H7 MB0\_CLK\*[2]/MB\_CLK\_L7 MA DATAI11 MA\_DATA[13 MA\_DATA[12] MA\_DATA[11] MA\_DATA[10] MA\_DATA[8] MA\_DATA[7] MB1\_CLK[0]/MB\_CLK\_H4 MB1\_CLK\*[0]/MB\_CLK\_L4 MA1\_CLK[0]/MA\_CLK\_H4 MA1\_CLK\*[0]/MA\_CLK\_L4 MB1\_CLK[1]/MB\_CLK\_H0 D19 × D19 MA1\_CLK[1]/MA\_CLK\_H0 MA1\_CLK\*[1]/MA\_CLK\_L0 G20 CG21 MA1\_CLK\*[1]/MA\_CLK\_L0 MA\_DATA[7] MA\_DATA[6] MA\_DATA[5] MA\_DATA[4] MA\_DATA[3] MA1\_CLK[2]/MA\_CLK\_H6 MA1\_CLK\*[2]/MA\_CLK\_L6 MB1\_CLK[2]/MB\_CLK\_H6 MB1\_CLK\*[2]/MB\_CLK\_L6 MA\_DATA[2] MA\_DATA[1] MBAI0:151 < N28 MB\_ADD[15] AE31 MB\_ADD[14] N30 MB\_ADD[13] P29 MB\_ADD[12] AA29 MB\_ADD[10] P31 MB\_ADD[10] P31 MB\_ADD[10] R29 MB\_ADD[8] R29 MB\_ADD[8] R20 MB\_ADD[8] R30 MB\_ADD[6] R30 MB\_ADD[6] MB BANK[2] MB\_BANK[1] MA DATAIO MA BANKI1 MB BANKIO AA27 MA BANKIO AB29 MB\_RAS MEMORY CLOCK TRANSLATION MAA[0:15] MAA15 M27 M2, 14 N24 413 AC26 2 N26 P25 AA26 MA RAS MA\_RAS MA\_CAS MA\_WE MA ADDI15 MA\_RAS\* MB CAS\* DDR3 Memory Signal CPU Signal MA\_ADD[13] MA\_ADD[14] MA\_ADD[13] MA\_ADD[12] MA\_ADD[11] MA CAS\* MB WE\* DIMM A0 MEM MA0 CLK1 MA CLK2 MA0 CS\*[1 R30 MB\_ADD[6] T31 MB\_ADD[5] T29 MB\_ADD[4] U29 MB\_ADD[3] U28 MB\_ADD[2] WB\_ADD[1] MB\_ADD[0] MA ADDI10 MAO CS\*IO MEM MAO CLKO MA CLK4 MA\_ADD[10 MA\_ADD[8] MA\_ADD[7] MA\_ADD[6] MA\_ADD[5] MA\_ADD[4] MA1\_CS\*[1] MA1\_CS\*[0] DIMM A1 MEM MA1 CLK1 MA CLK5 MA\_CKE1 MA\_CKE0 M25 MA\_CKE[0] MB0\_ODT0 MB0\_ODT0 6 MEM MA1 CLK0 MA CLK3 MA\_ADD[3 MA\_ADD[2 MA\_ADD[1 OCD CP MA0\_ODT[0] MA1\_ODT[0] MA0 ODTO 6 AH11 M\_ZN M\_ZP E12 × VTT\_SENSE DIMM B0 MA ADDIO MEM MB0 CLK1 MB CLK2 Socket AMD AM3 941 Pin Lotes SMT CU59 Socket AMD AM3 941 Pin Lotes SMT MEM MB0 CLK0 MB\_CLK4 10UF/10V LAYOUT: 5MIL TRACE 10 MIL SPACE LAYOUT: PLACE WITHIN 1 INCH OF CPU MEM MB1 CLK1 MB CLK5 MEM MB1 CLK0 MB CLK3 J&W AM2+ DDRII I/F Document Number 1.0 RS880+SB850+AM3 Date: Wednesday, September 15, 2010





	J&W					
Title	AM2+ CNTL/MI	SC I/F				
Size Custom	Document Number RS880+SB850+AM	3				1.0
Date:	Wednesday, September 15, 2010	Sheet	4	of	30	




















#### RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVDD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVDD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC



	J&W				
Title	RS740/780 POV	/ER			
Size Custom	Document Number RS880+SB850+AM	3			1.0
Date:	Wednesday, September 15, 2010	Sheet	40	 30	








All Power Rails except VDDIO\_33\_S: 50 μs ≤ Power Rail Ramp time ≤ 40 ms. VDDIO\_33\_S: 100 μs ≤ Power Rail Ramp time ≤ 40 ms. +3.3V **SB810** VDDIO 33 PCIGP VDDCR VDDIO 33\_PCIGP\_1
VDDIO 33\_PCIGP\_3
VDDIO 33\_PCIGP\_3
VDDIO 33\_PCIGP\_4
VDDIO 33\_PCIGP\_5
VDDIO 33\_PCIGP\_6
VDDIO 33\_PCIGP\_6 VDDCR Y14 Y16 AB16 AC14 AE12 AE14 AF9 AF11 SSIO SATA 1 VSS\_ VSS\_ VSSIO\_SATA\_1 VSSIO\_SATA\_2 VSSIO\_SATA\_3 C158 10UF/10V C159 0.1UF/25V OCD\_SB 0.1UF/25V 0.1UF, 0CD\_SB 0CD\_SE C160 a C155 III 1UF/10V 0CD\_SB C161 10UF/10V OCD\_SB C156 10UF/10V 0CD\_SB VSS\_ VSS\_ VSS\_ VSS\_ VSS\_ VSS\_ VSS\_ 0.1UF/25V VDDCR 0.1UF/25V VDDCR SSIO SATA AA2 AB4 AC8 AA7 OCD SB OCD SB OCD SB VDDCR VDDCR VSSIO\_SATA\_5 VSSIO\_SATA\_6 E6 F24 VDDIO\_33\_PCIGP\_8 VDDIO\_33\_PCIGP\_9 VDDIO\_33\_PCIGP\_1 VDDCR VSSIO SATA W18 AF11 AF13 AF16 AG8 AH7 AH11 AH13 AH16 AJ7 AJ11 AJ13 AJ16 VSSIO\_SATA\_8 VSSIO\_SATA\_9 VSS\_1 VSS\_1 VSS\_1 VSS\_1 VSS\_1 VSS\_1 VSS\_1 VDDIO\_33\_PCIGP\_11 VDDIO\_33\_PCIGP\_12 VSSIO\_SATA\_10 VSSIO\_SATA\_11 VSSIO\_SATA\_12 FB14 0805 600hm/1.5A ocd\_s8 VDDAN\_11, VDDAN\_11, VDDAN\_11 +1.1V SB K29 J28 K26 CLK CLK SSIO SATA 13 VDDPL 33 PCIE C162 C162 C163 0.1UF/25V 0.1UF/25V 0CD\_SB 0CD\_SB VDDAN\_11\_CLK\_4 VDDAN\_11\_CLK\_5 VSSIO\_SATA\_14 VSSIO\_SATA\_15 1UF/10V OCD\_SB 10UF/10V OCD\_SB CLKGEN I/O +3.3V FB13 077 2000hm/400m VDDIO 18 FC 1 VDDAN 11 CLK 6 VSSIO SATA 16 VDDIO\_18\_FC\_: VDDIO\_18\_FC\_: VDDAN\_11\_CLK VDDAN\_11\_CLK VSSIO\_SATA\_17 VSSIO\_SATA\_18 C167 0.1UF/25V 0.1UF/25V 0.0D\_S8 0.0D\_S8 VSS\_17 VSS\_18 VSS\_19 VSS\_29 VSS\_21 VSS\_22 VSS\_24 VSS\_25 VSS\_26 VSS\_27 VSS\_30 VSS\_31 VSS\_34 VSS\_34 VSS\_36 VSS\_36 VSS\_38 VSS\_39 VSS\_39 VSS\_39 C165 C166 2.2UF/10V 0.1UF/25V 0CD\_SB 0CD\_SB L12 L18 VDDIO\_18\_FC\_4 /SSIO\_SATA\_19 VDDRF\_GBE\_ F12 F10 F10 F12 F12 F14 F15 F12 F14 F16 C9 G11 F18 D9 H12 H14 H16 H18 **POWER** VSSIO USB 2 V4 AD6 AD4 AB7 AC9 V8 W9 W10 AJ28 M10 VDDIO 33 GBE S VSSIO LISB 3 Not Enab VDDPL\_33\_SATA AE28 VDDPL 33 PCIE VDDPL 33 PCIE SSIO USB /SSIO\_USB +3.3V FB15 0603 2000hm/400m/ 0CD\_SB /SSIO\_USB\_ VDDAN\_11\_PCIE VDDCR 11 GBE S S5 SHORT\_90MIL OCD\_SB VDDAN 11 PCIE 1 VSSIO USB 8 VDDAN\_11\_PCIE\_1 VDDAN\_11\_PCIE\_2 VDDAN\_11\_PCIE\_3 VDDAN\_11\_PCIE\_4 VDDAN\_11\_PCIE\_5 VDDAN\_11\_PCIE\_6 0.1UF/25V 0.00\_sB VDDCR 11 GBE S VSSIO LISB 9 C170 +1.1V SB **Not Enabl** 2.2UF/10V 0CD\_SB SSIO USB 11 V28 V29 W22 W26 0.1UF/25V 0.1UF/2 0CD\_SB 0.1UF/2 VDDIO\_GBE\_S\_1 VDDIO\_GBE\_S\_2 SSIO USB C172 C173 10UF/10V OCD\_SB 1UF/10V OCD\_SB Y18 Y10 VDDAN 11 PCIE VSSIO USB 14 VDDAN 11 PCIE 8 VSSIO LISB 15 VSSIO\_USB\_16 VSSIO\_USB\_17 NO NO SSIO USB 18 VDDAN\_11\_SATA AA12 G4 J4 AD14 VDDPL\_33\_SATA VDDPL\_33\_SATA /SSIO\_USB\_19 /SSIO\_USB\_20 VDDIO\_33\_S\_ +3.3VSB FB16,0805 600hm/1.5A ocd\_sb VSS\_40 VSS\_41 VSS\_42 VSS\_43 VSS\_44 VSS\_45 VSS\_46 +1.1V\_SB VDDIO 33 S 2 VDDIO 33 S 3 VDDIO 33 S 4 VDDAN 11 SATA /SSIO LISB 21 VDDAN\_11\_SATA\_4 VDDAN\_11\_SATA\_2 VSSIO\_USB\_22 VSSIO\_USB\_23 C182 C183 C184 1UF/10V 1UF/10V 2.2UF/10V 0CD\_SB 0CD\_SB 0CD\_SB C177 C178 C179 3.3V\_S5 I/O VDDAN\_11\_SATA\_3 VDDAN\_11\_SATA\_5 VDDAN\_11\_SATA\_6 VDDIO 33 S VDDIO 33 S VDDIO 33 S VSSIO\_USB\_24 VSSIO\_USB\_25 VSSIO\_USB\_26 10UF/10V 1UF/10V OCD\_SB 1UF/10V 0.1UF/25V 0.1UF/25V OCD\_SB OCD\_SB OCD SB OCD\_SB AD18 AE16 AH29 VSS\_47 VSS\_48 VSS\_49 VSS\_50 VDDAN 11 SATA 7 VDDIO 33 S VSSIO LISB 27 H19 VDDAN\_33\_USB\_S S9 SHORT\_90MIL OCD\_SB VDDCR\_11\_S\_ VDDCR\_11\_S\_ +1.1VALW EFUSE +3.3VSB VDDAN\_33\_USB\_S\_1 VDDAN\_33\_USB\_S\_2 VSSAN HWM M8 C185 C186 1UF/10V 1UF/10V VDDAN\_33\_USB\_S\_3 VDDAN\_33\_USB\_S\_4 +3.3VSB 幸 C189 C187 M19 M20 1UF/10V OCD\_SB 1UF/10V 0CD\_SB OCD\_SB OCD\_SB VDDCR 11 USB S VDDAN 33 USB S 5 C191 C191 C192 — 0.1UF/25V 2.2UF/10V OCD\_SB OCD\_SB VDDAN\_33\_USB\_S\_6 VDDAN\_33\_USB\_S\_7 VDDAN\_33\_USB\_S\_7 VDDAN\_33\_USB\_S\_8 VDDAN\_33\_USB\_S\_9 VDDAN\_33\_USB\_S\_10 VDDAN\_33\_USB\_S\_11 VDDCR\_11\_USB\_S P21 P20 M22 M24 M26 P22 P24 P26 T20 T22 T24 V20 /SSIO\_PCIECLK\_1 /SSIO\_PCIECLK\_2 /SSIO\_PCIECLK\_3 VSSIO\_PCIECLK VSSIO\_PCIECLK VSSIO\_PCIECLK M21 VDDPL\_33\_SYS →VDDPL 33 SYS ΔΔ23 SSIO\_PCIECLK\_4 AB23 VDDPL\_11\_SYS\_S VDDPL 11 SYS S VSSIO PCIECLK 5 VSSIO PCIECLK VSSIO\_PCIECLK\_6
VSSIO\_PCIECLK\_7
VSSIO\_PCIECLK\_8
VSSIO\_PCIECLK\_9 VDDAN\_11\_USB\_S VDDAN 33 USB S 12-VSSIO POIECLK VSSIO\_PCIECLK VSSIO\_PCIECLK VDDPL\_33\_USB\_ FB17,0603 2000hm/400mA C11 D11 +1.1VALW VDDAN\_11\_USB\_S\_1 VDDAN\_11\_USB\_S\_2 VDDAN\_33\_HWM\_S VDDAN\_33\_HWM\_5 L20 VDDXL 33 S FB18 06 W20 AE26 VDDXL 33 S VSSIO PCIECLK 11 VSSIO PCIECLK 2 SSIO PCIECLK 12 VSSIO PCIECLK 25 /SSIO\_PCIECLK\_13 VSSIO\_PCIECLK\_26 Wake on LAN supported: Tied to a +3.3V\_S5 rail. Wake on LAN not supported: Tied to a +3.3V\_S0 rai VSSIO PCIECLK 2 2.2UF/ Part 5 of 5 +3.3VSB +3.3VSB OCD\_SB Wake on LAN supported: Tied to a +1.1V\_S5 rail. **TIE PIN D8 AND C7 TOGETHER** Wake on LAN not supported: Tied to a +1.1V\_S0 rail THEN TO A DEDICATED GND VIA VDDCR\_11\_USB\_S VDDAN\_33\_HWM\_S VDDPL\_11\_SYS\_S FB19,0503 2000hm/400m/ OCD\_SB +3.3VSB +1.1VALW 2.2UF/10V 0.1UF/2 C197 C198 G201 C202 2.2UF/10V OCD\_SB 0.1UF/25V 0CD\_SB 0.1UF/25V 0CD\_SB 10UF/10V OCD\_SB 0.1UF/25V OCD\_SB 0.1UF/25V 0CD\_SB VDDPL\_33\_SYS VDDPL\_33\_USB\_S S12 SHORT\_20MIL VDDAN\_33\_USB\_S -VDDPL\_33\_USB\_S and VDDAN-33\_USB\_S\_[12:1] can be tied together and share one ferrite bead C204 C205 2.2UF/10V 0.1UF/25V 0CD\_SB 0CD\_SB C206 C207 2.2UF/10V 0.1UF/25V 0CD\_SB 0CD\_SB J&W VDDAN\_11\_USB\_S\_[2:1] and VDDCR\_11\_USB\_S\_[2:1] can be tied together and share one ferrite bead **SB810-POWER & DECOUPLING** 1.0 RS880+SB850+AM3 Wednesday, September 15, 2010







	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ON NB_PWRGD ENABLED DEFAULT	USE DEBUG STRAPS	NON-FUSION CPU CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM	DEFAULT
PULL	PERFORMANCE MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER ON NB_PWRGD DISABLED	IGNORE DEBUG STRAPS DEFAULT	FUSION CPU CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	

SB810/SB850:

Allow PCle Gen2: 10-k 5% pull-up to +3.3V\_S0. Force PCle Gen1: 10-k 5% pull-down.

SB820M: Only provision for pull-down is required, not installed by default.

## **SB800 DEBUG STRAPS**

SB800 HAS 15K INTERNAL PU FOR PCI AD[30:23]

AD27 : Bypass PCI PLL (used in functional test at tester). 0V- Bypass internal PLL clock.

Use xSPciReqB\_1 as SPCl33 bypass clock.
Use xSPciReqB\_2 as A-Link bypass clock.
Use xSPciGntB\_1 as B-Link bypass clock.
Use xSPciGntB\_0 as B-Link266 bypass clock.

3.3V - Use internal PLL-generated PLL CLK.

AD26: ILA auto run Enable

0V - ILA auto run enable. 3.3V - ILA auto run disable.

AD25: Bypass FC CLK.

0V - Bypass internal FC Clk (used in functional test at tester). Use xSPciReqB\_0\_ as FC 1xClk bypass clock. Use xSPciGntB\_2\_ as FC 2xClk bypass clock.

3.3V – Use internal PLL FC Clk.

AD24 : I2C ROM enable. Load the settings for A-Link Express/PLL/ misc control from I2C ROM

0V - Getting the value from I2C EPROM.

I2C EPROM ADDRESS set to all zeroes

Use REQ3# as SDA. Use GNT3# as SCL.

3.3V - Disable I2C ROM

AD23 : Booting from PCI memory.

0V – Route ROM fetch to PCI bus on the very first boot. Use ROMTYPE to determine the ROM type on subsequent boots.

3.3V - Use ROMTYPE straps to determine the ROM type.

PCI\_AD23 PCI\_AD27 PCI\_AD26 PCI\_AD25 PCI\_AD24 DISABLE PO DISABLE **USE FC USE DEFAULT PULL USE PCI** ILA AUTOR PCIE STRAPS MEM BOOT HIGH PLL PLL DEFAULT DEFAULT DEFAULT DEFAULT DEFAULT **BYPASS** NABLE **BYPASS USE EEPROM ENABLE PC PULL** PCI PLL ILA AUTORUN FC PLL PCIE STRAPS MEM BOOT LOW

LPCCLK0 : Embedded Controller (EC) 0V - Disabled

3.3V - Enabled

This strap has to be enabled to support enhanced hardware monitor features

EC\_PWM3, EC\_PWM2: ROMTYPE\_1 ROMTYPE\_0 ROM Type

3.3V SPI ROM 0V 3.3V 3.3V Reserved

0V 3.3V LPC ROM (supports both LPC and PMC ROM types) Configure these two strap pins to the corresponding state that matches the

hardware ROM type installed.

LPCCLK1 : Defines clock generator.

0V – External clock mode: Use 100MHz PCle clock as reference clock and generate internal clocks only. 3.3V - Integrated clock mode: Use 25MHz crystal clock and generate both internal and external clocks.

PCICLK1: Set PCIe to Gen II mode. 0V - Force PCle interface at Gen I mode.

3.3V - PCle interfacce is at Gen II mode.

PCICLK2: Watchdog function.

0V - Disable the boot fail timer function.

3.3V - Enable the boot fail timer function

PCICLK3: Default Debug Straps.

0V - Disable Debug Straps.
3.3V - Select external Debug Straps

PCICLK4: CPU/NB HT Clock Selection.

0V - Reserved

3.3V – Required setting for integrated clock mode
This strap is not used if the strap CLKGEN is configured for external clock generator mode.


AZ\_SDOUT : Slow down core clock for low power platform.


0V - Performance mode.


3.3 V - Low Power mode.


This is required as the low power mode is not supported on the SB8xx


J&W SB810-STRAPS 1.0 RS880+SB850+AM3 Wednesday, September 15, 2010














\_\_\_\_\_








\_\_\_\_\_


\_\_\_\_\_\_














Clock chip has internal serial terminations for differencial pairs, external resistors are reserved for debug purpose.

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130F
RS780	1.1V 158R/90.9F
(Single-ended)	

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLCOK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLCOK

FSB4	FSB3	FSB2	FSB1	FSB0	CPU	HTT(single) SEL_HTT=1	HTT(Differential) SEL_HTT=0	VCO	SRC	ATiG[3:0]	SB_SR
0	1	1	1	1	200M	66M	100M	600M	100M	100M	100M

### NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780			
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF			
HT_REFCLKN	NC	100M DIFF	100M DIFF			
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF		
REFCLK_N	NC	NC	vref	100M DIFF		
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF			
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)			
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF			

<sup>\*</sup> the GFX\_REFCLK input is required for all cases

	J&W									
Title	RTM880N-790 C	LOC	K G	ΕN						
Size Custorr	KOOOUTODOOUTAIWI	-				Rev 1.0				
Date:	Wednesday, September 15, 2010	Sheet	27	of	30	•				

