

Preliminary Datasheet AV6302

Wireless Audio Receiver

General Description

The AV6301 / 6302 chipset is optimized for building wireless gaming headsets and point to multi-point audio distribution solutions such as rear speakers and subwoofers in home theater systems. The chipset is comprised of two ICs: AV6301 (sender) and AV6302 (client). These devices share the VMI RF Protocol and may be mixed and matched with other VMI chips (AV6200 / AV6201 / AV6202).

The AV63xx family expands the capabilities of Avnera's world-class VMI wireless audio protocol by providing increased signal routing flexibility to accommodate a wide range of gaming headset applications. The AV6301 / 02 chipset achieves the goal of enabling a single core design to service multiple game platforms (PC or Console), External Digital Signal Processing (DSP) is also easily supported for all gaming platforms.

The chip set provides all functions necessary to complete a bidirectional wireless audio link with high quality voice and music performance. Operation in the worldwide 2.4 GHz spectrum addresses the need for global application.

System / Chipset Features

- ✓ Stereo audio path: >93 dB SNR, 20 kHz BW
- Mono voice path: >70 dB SNR, 6.5 kHz voice BW with on chip MIC path (>93 dB SNR with external 16 ADC)
- Over-the-air (OTA) serial interface: >2 kbps, bidirectional, full duplex
- Advanced forward error correction coding, error detection, and audio-specific error concealment
- ✓ Diversity antenna support
- ✓ Low and Fixed Latency: <16 ms,
 </p>
- ✓ Long Range: 15m (non-line-of-site)
- ✓ Auto search/sync/standby/wake-up/shutdown
- ✓ All Voltage Regulators on-chip
- ✓ Interoperability with AV6200 and AV6201

AV6302

The core functionality of the AV6302 is identical to that of the AV6301 and it integrates all of the same functions. To minimize external Bill of Materials (BOM) for a complete headset client the AV6302 integrates additional analog functions. SPI and TWI interfaces are retained as well as a full USB transceiver. Enumeration as a high current device during charging as well as simplified field update of firmware on the Headset is enabled.

A complete battery charging system is added to the significant power management functions already on chip. The battery charger includes a temperature monitor and is compliant with Lithium Ion and Lithium polymer battery types.

An Integrated high quality audio CODEC directly drives on-chip low impedance headphone amplifiers and interfaces to electret and condenser microphone transducers. On-chip audio DSP, for both the stereo forward audio path and mono microphone path, performs fully programmable functions including gain control, equalization and compression, providing the headset designer with the essential tools to create custom voicing across Headset models or applications.

18 General purpose I/O ports are available, including support for LEDs and Encoders. In addition, a 3 channel general purpose ADC is provided that can support up to 2 potentiometers.

A unique feature of the AV6302 Client chip is its ability to accept I2S input in addition to Microphone input for advanced routing of Chat and Microphone signals. Advanced audio routing options include the ability to utilize the microphone preamp, gain control and DSP before outputting the signal to an I2S out. This is a key feature when interfacing to XBOX controller radios.

AV6302 Features

- On Chip Audio Codec includes Data-Converters, microphone amplifier and headphone amplifiers
- Audio DSP: EQ, gain control, mix-back, muting
- Complete Battery Charging System
- USB HID interface for USB compliant charging and firmware update
- Noise Gates on Mic and Chat paths
- 18 General Purpose I/O pins with support for:
 - Master and Slave SPI and TWI interfaces
 - 3 PWM outputs
- chat

Applications

PC Game Wireless Headset

Game Console Wireless Headset

12S based Wireless Audio

Wireless Rear Speakers

Wireless Subwoofer

Packaging

The AV6302 is available in an 8 x 8 mm, 56 pin QFN package and is rated for operation over the commercial temperature range (0 to 70 degrees C)

Revision History

0.1	Change Summary	Release Date
0.1	Preliminary release of datasheet	9/29/11
0.2	Audio Routing Diagram Update. Package Drawing Update. Pin Description minor updates. Add Selector Grid	10/28/11
0.3	Update Selector Grid, Update to Front page general description and Features.	11/4/11
	ed of American American American American American Colora index More Colora index Mo	
	Colodoliloge	
	St Mileson	
Q to is	Se ^c	

Table of Contents


System / Chipset Features	4
AV6302 Features	
Applications	
Packaging	
Revision History	
1 REFERENCE DIAGRAMS	
1.1 Wireless Headset Solution	6
1.2 Functional Diagram	7
1.3 Audio Signal Routing Diagram	7
1.4 Application Circuit - Universal Wireless Gaming Headset	8
2 PIN INFORMATION	9
2.1 Pin Diagram	
2.2 PIN DESCRIPTION	10 12
3.1 Absolute Maximum Ratings	
3.2 DC Electrical Characteristics	13
3.2 DC Electrical Characteristics	13
3.4 Flectrical Characteristics – RF Receiver	14
3.5 Electrical Characteristics – RF Transmitter	14
3.6 Electrical Characteristics – End-to-end Audio Characteristics	15
S.7 Electrical Characteristics – Audio DAC and Headphone Amp	15
3.9 Electrical Characteristics – Milo pre-amp and voice ADC	10 16
4 PACKAGE INFORMATION	17
4 PACKAGE INFORMATION	17
4.2 Package Marking	18
5 CONTACT INFO & LEGAL DISCLAIMER	19
List of Tables Table 0-1 AV6xxx Selection Grid Table 2-1 AV6302 Pin Description	
Table 0-1 AV6xxx Selection Grid	5
O O.	40
Table 2-1 AV6302 Pin Description	10
Table 2-1 AV6302 Pin Description	10 12
Table 2-1 AV6302 Pin Description	12
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics	12 13
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory	12 13 13
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory Table 3-4 AV6302 Electrical Characteristics - RF Receiver	12 13 13 14
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory Table 3-4 AV6302 Electrical Characteristics - RF Receiver Table 3-5 AV6302 Electrical Characteristics - RF Transmitter	12 13 13 14
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory Table 3-4 AV6302 Electrical Characteristics - RF Receiver Table 3-5 AV6302 Electrical Characteristics - RF Transmitter Table 3-6 AV6302 Electrical Characteristics – End-to-end Audio Characteristics	12 13 13 14 15
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory Table 3-4 AV6302 Electrical Characteristics - RF Receiver Table 3-5 AV6302 Electrical Characteristics - RF Transmitter Table 3-6 AV6302 Electrical Characteristics - End-to-end Audio Characteristics Table 3-7 AV6302 Electrical Characteristics - Audio DAC and Headphone Amp	12 13 14 14 15
Table 3-1 AV6302 Absolute Maximum Ratings	12 13 14 14 15 15
Table 3-1 AV6302 Absolute Maximum Ratings Table 3-2 AV6302 DC Electrical Characteristics Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory Table 3-4 AV6302 Electrical Characteristics - RF Receiver Table 3-5 AV6302 Electrical Characteristics - RF Transmitter Table 3-6 AV6302 Electrical Characteristics - End-to-end Audio Characteristics Table 3-7 AV6302 Electrical Characteristics - Audio DAC and Headphone Amp	12 13 14 14 15 15
Table 3-1 AV6302 Absolute Maximum Ratings	12 13 14 14 15 15
Table 3-1 AV6302 Absolute Maximum Ratings	12 13 14 14 15 16
Table 3-1 AV6302 Absolute Maximum Ratings	12 13 14 15 15 16
Table 3-1 AV6302 DC Electrical Characteristics Table 3-2 AV6302 Electrical Characteristics - Voltage Supervisory	
Table 3-1 AV6302 DC Electrical Characteristics Table 3-2 AV6302 Electrical Characteristics - Voltage Supervisory	
Table 3-1 AV6302 Absolute Maximum Ratings	
Table 3-1 AV6302 DC Electrical Characteristics Table 3-2 AV6302 Electrical Characteristics - Voltage Supervisory	
Table 3-1 AV6302 Absolute Maximum Ratings	
Table 3-1 AV6302 Absolute Maximum Ratings	121314151616161717

Table 0-1 AV6xxx Selection Grid

Part Number	AV6200	AV6201	AV6301	AV6200	AV6202	AV6302
Role		Sender			Receiver	
I2S IN	Yes	No	Yes	Yes	. No	Yes
I2S Out	Yes	No	Yes	Yes	Yes	Yes
USB Port	No	Audio / HID	Audio / HID	No	HID	HID
MIC Amp	No	No	No	No	Yes	Yes
Headphone Driver Amp	No	No	No	No	Yes	Yes
Battery Charger	No	No	No	No	Yes	Yes
General Purpose ADCs	0	0	50	NPO O	0	3
Button Support	Yes	Yes	Yes	Yes	Yes	Yes
Rotary Encoder Support	No	No	No	No	Yes	Yes
LED Support	Yes	Yes	Yes	Yes	Yes	Yes
I2S Loop- Back (external DSP)	No	No	Yes	No	No	No
MIC path input to I2S out	N/A	N/A	N/A	N/A	No	Yes
MIC Side- tone Mix	N/A	N/A	N/A	N/A	Yes	Yes
Game / Chat Mix on TX	N/A	No	Yes	N/A	N/A	N/A
Game / Chat Mix at RX	N/A	N/A	N/A	No	No	Yes

REFERENCE DIAGRAMS

Wireless Headset Solution



1.2 Functional Diagram




Figure 1-2 AV6302 Block Diagram

1.3 Audio Signal Routing Diagram




Figure 1-3 AV6302 Audio Routing Diagram

1.4 Application Circuit - Universal Wireless Gaming Headset




Figure 1-4 AV6302 Application Circuit

2 PIN INFORMATION

2.1 Pin Diagram




Figure 2-1 AV6302 Pin Diagram

2.2 PIN DESCRIPTION

Table 2-1 AV6302 Pin Description

Pin No.	Symbol	Pin Type	Description
1	GPIO4	Digital I/O	GPIO port 4; usage is programmable to GPIO OR to
	S_MOSI (SPI Slave)		S_MOSI OR to
	S_SDA (TWI Slave)		S_SDA OR to
	ENC1A		Encoder resource # 1 (A)
2	GPIO3	Digital I/O	GPIO port 3; usage is programmable to GPIO OR to
	S_SCLK (SPI Slave)		S_SCLK OR to
	UART_RX PWM1		UART Receiver OR to PWM resource # 1
3	GPIO2	Digital I/O	~-/
3	S_SSB (SPI Slave)	Digital I/O	GPIO port 2; usage is programmable to GPIO OR to S_SSB OR to
	UART_TX		The UART Transmitter OR to
	PWM0		PWM resource # 0
4	GPIO1	Digital Output	GPIO port 1; Usage is programmable to GPIO OR to
	DSCN	0 1	Diversity Switch – OR to
	PA_EN		Power Amp Enable
5	GPIO0	Digital Output	GPIO port 0; Usage is programmable to GPIO OR to
l	DSCP		Diversity Switch + OR to
	DSC		DSC
6	GPIO16	Digital Output	GPIO port 16; Usage is programmable to GPIO OR to
	I2S STEREO OUT		I2S port 0 Stereo Out OR to
	CEN PWM2		CEN OR to PWM resource #2
7	XTALP	Analog input	External crystal input
8	XTALN	Analog input Analog input	External crystal input External crystal input
9	VDDXO	Analog	Crystal oscillator regulator bypass pin
10	IREF	ů	Reference current setting resistor connection
11	BGOUT	Analog pin Analog bypass	Bandgap reference bypass and resistor pin
12	ADC0	Analog Input	Muxed ADC port 0
13	ADC1	Analog Input	Muxed ADC port 1
14	ADC2	Analog Input	Muxed ADC port 2
15-17,	N/C	- Analog Input	No connection – Do Not Ground
19, 22-	14/0		No connection – Bo Not Ground
23, 31,		O' n	
51		10	
18	VDDRXADC	Bypass	Bypass pin for Receiver IF Data Converter
20	RFP	RF I/O	RF input/output positive
21	RFN	RF I/O	RF input/output negative
24	VDDMIC	Analog bypass	Microphone supply voltage bypass
25	MICN	Analog input	Microphone pre-amp negative input
26	MICP	Analog input	Microphone pre-amp positive input
27	HP_GND	Analog ground	Headphone ground
28	VCM	Analog bypass	Headphone/DAC common mode bypass pin
29	HPL	Analog output	Headphone left
30	HPR	Analog output	Headphone right
32	VDC	Supply pin	5V input supply voltage from +5V AC/DC adaptor
33	V3P6	Bypass	Bypass pin for 3.6V main regulator
34	VBAT	Bypass	Li Ion battery or regulator output connection
35	VIN	Analog	Input voltage for the chip
36	BGND	Distribution	Connect directly to Ground
37	PWR	Digital input	Power on/off pin
38	TS	Analog input	Temperature sense for battery charger
39	RESETN	Digital input	RESET signal; active low; 3.3V CMOS I/O
40	GPIO15	Digital I/O	GPIO port 15; usage is programmable to GPIO OR to

Pin No.	Symbol	Pin Type	Description
	I2S MONO OUT		I2S Port 1 Mono Out Data OR to
	ENC1B		Encoder resource #1 (B) OR to
	PWM2		PWM resource # 2
41	GPIO14	Digital I/O	GPIO port 14; usage is programmable to GPIO OR to
	I2S MONO IN		I2S Port 2 Mono In Data OR to
	ENC1A		Encoder resource #1 (A) OR to
	PWM0		PWM resource # 0
42	GPIO13	Digital I/O	GPIO port 12; usage is programmable to GPIO OR to
	WCLK		I2S Word Clock OR to
	ENCOB		Encoder resource #0 (B) OR to
	PWM2		PWM resource #2
43	GPIO12	Digital I/O	GPIO port 12; usage is programmable to GPIO OR to
	BCLK		I2S Bit Clock OR to
	ENCOA DIAMA		Encoder resource #0 (A) OR to
44	PWM1 DM	Digital I/O	PWM resource #1 USB minus i/O
45	DP	Digital I/O	USB plus I/O
46	VDDDIG	Bypass	Bypass pin for 1.35V digital core regulator
47	CFN	Analog	Switching regulator capacitor positive
48	CFP	Analog	Switching regulator capacitor negative
49	VDD18	Bypass	Bypass pin for 1.8V digital regulator (LDO)
50	VDDIO	Bypass	Bypass pin for 3.3V digital I/O regulator
51	GPIO17	Digital I/O	GPIO port 17; usage is programmable to GPIO or to
	MCLK		I2S Master Clock OR to
	PWM1		PWM resource #1 OR to
	PWM2		PWM resource #2
52	GPIO9	Digital I/O	GPIO port 9; usage is programmable to GPIO or to
	M_SSB (SPI Master)	,7	M-SSB OR to
	ENCOB		Encoder resource # 0 (B) OR to
	MICIN		Digital Microphone Signal Input
53	GPIO8	Digital I/O	GPIO port 8; usage is programmable to GPIO OR to
	M_SCLK (SPI Master)		M_SCLK OR to
	ENC0A MICCLK	100	Encoder resource # 0 (A) OR to Digital Microphone Clock Input
54	GPIO7	Digital I/O	GPIO port 7; usage is programmable to GPIO OR to
34	M_MOSI (SPI Master)	Digital I/O	M-MOSI OR to
	M_SDA (TWI Master)	30 (2	M_SDA OR to
	SDA (TWI)		SDA
55	GPIO6	Digital I/O	GPIO port 6; usage is programmable to GPIO OR to
	M_MISO (SPI Master)	0	M_MISO OR to
	M_SCL (TWI Master)	~	M_SCL OR to
	SCL (TWI)		SCL
56	GPIO5	Digital I/O	GPIO port 5; usage is programmable to GPIO OR to
	S_MISO (SPI Slave)		S_MISO OR to
	S_SCL (TWI Slave)		S_SCL OR to
	ENC1B		Encoder resource # 1 (B)

3 **ELECTRICAL SPECIFICATIONS**

Absolute Maximum Ratings 3.1

The Absolute Maximum Rating (AMR) corresponds to the maximum value that can be applied without leading to instantaneous or very short-term unrecoverable hard failure (destructive breakdown). Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.

Table 3-1 AV6302 Absolute Maximum Ratings

CONDITION	MIN	MAX	Units
Supply (relative to AGND and DGND)		-	0
VDC	-0.3	6.0	V
VIN, VBAT	-0.3	4.5	V
Input Voltage Range – Digital Inputs	-0.3	3.6	V
Input Voltage Range – Analog Inputs	-0.3	3.6	V
Short circuit to GND (any pin)		continuous	
Operating Temperature	-40	+85	°C
Storage Temperature	-40	+100	۰C
Lead Temperature (10s)	- ×	+300	°C
Static Discharge Voltage – HBM (All pins)	3000	9.	V
Static Discharge Voltage – MM	300		V
1) HBM = ESD Human Body Model; C = 100pF, R = 2) MM = ESD Machine Model; C = 100pF; R = 3000	500		

Note:

3.2 DC Electrical Characteristics

Operating Conditions: VDC = 4.4V to 5.5V or VIN = 3.2V to 4.3V, VDDIO = 3.3V, $T_A = 0^{\circ}C$ to +70 $^{\circ}C$; Typical specifications at $T_A = 25^{\circ}C$, VDC = 5.0V or VIN=3.6V.

Table 3-2 AV6302 DC Electrical Characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
VDC Supply Voltage Input		4.4	5.0	5.5	V
VIN Supply Voltage Range		3.2	3.6	4.3	V
VBAT Voltage Input Range		0,		4.3	V
V3P6	Internally regulated voltage	0	3.6		V
VDDIO (Digital 3.3V I/O) Reg. Voltage	Internally regulated voltage	~	3.3		V
VDDDIG (Digital Core) Reg. Voltage	Internally regulated voltage	9	1.35		V
VDD1P8	Internally regulated voltage		1.8		V
Supply Current (I _{VIN})	Shutdown Mode (PWR pin active)		25	50	uA
	Client Sleep Mode		1.2		uA
	Client No audio (header only) Link mode		16	19	mA
	Client Std. Headset Link Mode		46	55	mA
CMOS I/O Logic Levels – 3.3V I/O	6,-				
Input Voltage Logic Low, V _{IL}	$V_{VDDIO} = 3.3V$			0.8	V
Input Voltage Logic High, V _{IH}	$V_{VDDIO} = 3.3V$	2.0			V
Output Voltage Logic Low, V _{OL}	$V_{VDDIO} = 3.3V$; $I_{LOAD} = 1 \text{mA}$			0.4	V
Output Voltage Logic High, V _{OH}	$V_{VDDIO} = 3.3V; I_{LOAD} = 1mA$	2.9			V
PWR pin – headset chip	X				
Low threshold	200			0.6	V
High threshold	9, 10	1.2			V
PWR pin current source	20.3		4		uA
GPIO Pin source current	- C - A			3.0	mA

3.3 Electrical Characteristics - Voltage Supervisory Circuit

Operating Conditions: VDC = 4.4V to 5.5V or VIN = 3.2V to 4.3V, VDDIO = 3.3V, TA = 0° C to +70 $^{\circ}$ C; Typical specifications at TA = 25 $^{\circ}$ C, VDC = 5.0V or VIN = 3.6V.

Table 3-3 AV6302 Electrical Characteristics - Voltage Supervisory

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Voltage Monitor Low Thres. (assert reset)	Monitoring the voltage on V3P6		2.7		V
Voltage Monitor High Thres. (de-assert reset)	Monitoring the voltage on V3P6		3.0		V
Brownout bandwidth	Monitoring the voltage on V3P6		100		kHz
Reset Threshold (assert)			2.2		V
Reset Threshold (de-assert)			1.2		V
RESETN Minimum Time	0.1uF external capacitor		11		ms
VDC OK threshold	Rising		4.1		V
VDC_OR tilleshold	falling		3.9		V

3.4 Electrical Characteristics – RF Receiver

Operating Conditions: VDC = 4.4V to 5.5V, VDDIO = 3.3V, $T_A = 0^{\circ}\text{C}$ to +70 °C; RF Channel Freq = 2403.35-2477.35MHz, measured at the single-ended input of the RF balun (with external impedance matching). Typical specifications at $T_A = 25^{\circ}\text{C}$, VDC = 5.0V or VIN=3.6V.

Table 3-4 AV6302 Electrical Characteristics - RF Receiver

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
RF Channel Frequency Range	LO frequency (driving the mixers)	2402		2478	MHz
	RF carrier frequency	2403.35		2479.35	MHz
Modulated Signal Offset from LO		S	1.35		MHz
Sensitivity (Note 1)	T _A =25°C, LNA = High gain mode; max IF gain	-86	-89		dBm
Max input signal (desired signal) (Note 1)	T _A =25°C, LNA = low gain mode; min IF gain	0	-5		dBm
Input Blocker Level – High Gain mode	> 2MHz offset	(-45		dBm
Out-of-band blocker level	<2400 MHz; >2483.5 MHz	7	TBD		dBm
Spurious RF outputs	<2400 MHz		-75		dBm
Opanous III outputs	>2483.5 MHz		-75		dBm

Note 1: Sensitivity and max signal level are defined as the onset of 0.2% BLER Block Error Rate.

3.5 Electrical Characteristics - RF Transmitter

Operating Conditions: VDC = 4.4V to 5.5V, VDDIO = 3.3V, $T_A = 0^{\circ}$ C to +70 °C; RF Channel Freq = 2403.35-2477.35MHz, measured at the single-ended input of the RF balun (with external impedance matching). Typical specifications at $T_A = 25^{\circ}$ C, VDC = 5.0V or VIN=3.6V.

Table 3-5 AV6302 Electrical Characteristics - RF Transmitter

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
RF Channel Frequency Range	LO frequency (driving the mixers)	2402		2478	MHz
	RF carrier frequency	2403.35		2479.35	MHz
Modulated Signal Offset from LO	0,00		1.35		MHz
Modulated Signal Bandwidth	-10dB point		1.8		MHz
Output Power	Pi/4 DQPSK modulated signal		+2		dBm
	ACPR: Adj ≤ -23dBc, Alt ≤ -30dBc				
Output harmonics	2 nd harmonic, P _{out} = 0dBm		-52		dBm
	3 rd harmonic, P _{out} = 0dBm		-50		dBm
Out-of-band Spurious Output	RF < 2390MHz, > 2483.5MHz, 1MHz RBW		<-62		dBm
Output Noise Floor	RF < 2390MHz, > 2483.5MHz, 1MHz RBW		<-62		dBm

3.6 Electrical Characteristics - End-to-end Audio Characteristics

Operating Conditions: VDC = 4.4V to 5.5V or VIN = 3.2V to 4.3V, VDDIO = 3.3V, TA = 0° C to $+70^{\circ}$ C; Typical specifications at TA = 25° C, VDC = 5.0V or VIN=3.6V.

Table 3-6 AV6302 Electrical Characteristics - End-to-end Audio Characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SNR	Headset Mode – Forward stereo path		96		dB
	Headset Mode – Reverse mono path		68		dB
Audio Bandwidth	End-to-end audio BW; 0.1dB point	9	20		kHz
Voice Bandwidth	End-to-end audio BW; 0.1dB point		6.5		kHz
Audio Latency	AV6301 USB to AV6202 analog output	\wedge	<16		msec
Addio Ediciley	AV6301 to AV6302 I2S output	2	<16		msec
Voice Latency	AV6302 analog input to AV6301 USB output	2	<16		msec

3.7 Electrical Characteristics - Audio DAC and Headphone Amp

Operating Conditions: VDC = 4.4V to 5.5V or VIN = 3.2V to 4.3V, VDDIO = 3.3V, TA = 0° C to +70 $^{\circ}$ C; Typical specifications at TA = 25° C, VDC = 5.0V or VIN=3.6V.

Table 3-7 AV6302 Electrical Characteristics - Audio DAC and Headphone Amp

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Full scale output voltage swing	0dB FS, sine wave, gain = 0dB		2.0		Vpp
SNR (A-weighted)	I2S test signal input		96		dB
Dynamic Range	I2S test signal input		96		dB
Total Harmonic Distortion	$\label{eq:local_problem} \begin{array}{l} 1 \text{kHz, R}_\text{L} = 32\Omega, \text{ 0dB FS, P}_\text{O} = 1 \text{mW, gain} = 0 \text{dB} \\ 1 \text{kHz, R}_\text{L} = 32\Omega, -3 \text{dB FS, P}_\text{O} = 10 \text{mW,} \\ \text{gain} = 0 \text{dB} \\ 1 \text{kHz, R}_\text{L} = 32\Omega, -13 \text{dB FS, P}_\text{O} = 1 \text{mW,} \\ \text{gain} = 0 \text{dB} \end{array}$		-60 -70 -80		dBc dBc dBc
Full power bandwidth (-1dB point)	0dB FS, sine wave, gain = 0dB		20		kHz
Bandwidth (-1dB point)	I2S test signal input		20		kHz
Max Output Power	R_L =32Ω, signal=FS, gain=0dB, THD < 10% R_L =16Ω, signal=FS, gain=0dB		15 30		mW mW
DAC Channel Separation	1kHz, -3dB FS and no signal		70		dB
Output Voltage Noise	20Hz – 20kHz; all zeros signal Mute activated		15 10		μVrms μVrms
Project of American Project of the P					

3.8 Electrical Characteristics - MIC pre-amp and Voice ADC

Operating Conditions: VDC = 4.4V to 5.5V or VIN = 3.2V to 4.3V, VDDIO = 3.3V, TA = 0° C to +70 $^{\circ}$ C; Typical specifications at TA = 25° C, VDC = 5.0V or VIN=3.6V.

Table 3-8 AV6302 Electrical Characteristics - MIC pre-amp and Voice ADC

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Max Input Signal Level	Max gain setting		4		mVrms
	Min gain setting	5	450		mVrms
SNR	A-weighted, 0dB gain, f _S =16ksps		68		dB
Dynamic Range	A-weighted, 0dB gain, f _S =16ksps	~	68		dB
THD	-3dB input, 0dB gain	2	-60		dBc
Bandwidth (-1dB)	I2S test output		6.5		kHz
Input Equivalent Noise	D'		TBD		μVrms
Input Resistance		TBD		TBD	Ω
Input Capacitance	4		TBD		pF
MIC Gain range	Min to max gain range	34	TBD		dB
MIC Gain Steps	Combination of coarse and fine register setting		1		dB

3.9 Electrical Characteristics – Battery Charger

Operating Conditions: T_A= 0°C to +70 °C, V_Dc ≥ V_{BAT} + 0.3V; Typical specifications at T_A = 25°C, V_Dc = 5.0V

Table 3-9 AV6302 Electrical Characteristics - Battery Charger


	CONDITIONS	MIN	TYP	MAX	UNIT
PARAMETER	.0				
VDC Input Voltage Range	Vvdc input	4.4	5.0	5.5	V
Maximum Існ (Note 1)	Deep-discharged battery state; VBAT < 3.15V		500	680	mA
Temperature Sense Shutoff Voltage	High Low		Vddio *0.8 Vddio * 0.5		V
Temperature Sense	High, Rising		VDDIO*0.80		V
Threshold	High, Falling		VDDIO*0.76		V
	Low, Falling		VDDIO*0.50		V
	Low, Rising		VDDIO*0.52		V

Notes:

Note 1: Maximum constant charge current is relative to VDC - VBAT and TA

PACKAGE INFORMATION

4.1 Package Drawing and Details



4.2 Package Marking




Figure 4-2 Package Marking Layout

Abbreviations:

AVDDDD Product number (i.e. AV6302)

CC Country Code (i.e. MY for Malaysia)

YY 2 digit year code WW 2 digit work week

XXProduction revision

LLLLLL

.inber
.it (1 by default)
.imbly Lot TT

Α

CONTACT INFO & LEGAL DISCLAIMER

Avnera Corporation

16505 Bethany Court, Suite 100 Beaverton, Oregon 97006 U.S.A. Main: +1.503.718.4100 Fax: +1.503.718.4101 www.avnera.com

Avnera Corporation reserves the right to make changes without notice to the product to improve function, reliability, or performance.

ation of the state Avnera Corporation does not assume any liability arising from the application or use of the products or circuits described herein.