FCC ID: XCI52

Technical Description:

The brief circuit description is listed as follows:

- U6 (8E51002AA-D) and associated circuit act as MCU.
- U10 (MA5819B0-M) and associated circuit act as 2.4G RF Module.
- Y2 and associated circuit act as 16 MHz Oscillator.
- U8 (74CH74) and associated circuit act as Flip-Flop.
- J3 and associated circuit act as Wilmote Connector.
- U7 (PLUS24C02) and associated circuit act as EPPROM.
- U9 (5301F001AA-D) and associated circuit act as code protection for the MCU.
- S2 (FC) and associated circuit act as SYNC Key.

The user should press the "SYNC" button for linking process before use. In each link up process, the dongle is used 4 channels (CH11, CH29, CH47 and CH65) in sequence for searching the corresponding controller. The hopping rates are 5ms, thus it will be repeated 5 times within 100ms for each channel.

After link up, the frequency hopping is implement in 71 non-overlap channels. The hopping is randamly in 71 channels and not repeat in each cycle.

Antenna Used:

A PCB antenna has been used.



SGN6210 RF Transceiver/Framer

Production Data Sheet

Product Description:

The Signia SGN6210 IC is a low-cost, fully integrated CMOS radio frequency (RF) transceiver block, combined with a 64-byte buffered framer block. In normal applications, the SGN6210 is connected to a low-cost microcomputer (MCU). The on-chip framer processes and stores the RF data in the background, unloading this critical timing function from the MCU. This lowers MCU speed requirements, expedites product development time, and frees the MCU for implementing additional product features.

The RF transceiver block is a self-contained, fast-hopping GFSK data modem, optimized for use in the widely available 2.4 GHz ISM band. It contains transmit, receive, VCO and PLL functions, including an on-chip channel filter and resonator, thus minimizing the need for external components. The receiver utilizes extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments. Transmit power is digitally controlled. The low-IF receiver architecture results in sensitivity to -80 dBm or better, with impressive selectivity.

The framer register settings determine the over-the-air formatting characteristics. Transmit data is easily sent over-the-air as a complete frame of data, with preamble, address, payload, and CRC. Receiving data is just the opposite, using the preamble to train the receiver clock recovery, then the address is checked, then the data is reverse formatted for receive, followed by CRC. All of this is done in hardware to ease the programming and overhead requirements of the baseband MCU.

For longer battery life, power consumption is minimized by automatic enabling of the various transmit, receive, PLL, and PA sections, depending on the instantaneous state of the chip. A sleep mode is also provided for ultra low current consumption.

This product is supplied in lead-free, RoHS compliant, 32-lead 5x5 mm JEDEC standard QFN package, featuring an exposed pad on the bottom for best RF characteristics.

Ordering Information

SGN6210 RF Transceiver/Framer

Signia Technologies, Inc. 500 Yosemite Dr., Suite 100 Milpitas, CA 95035 USA Phone: (408) 945-9988 FAX: (408) 945-9119 sales@signiatech.com

Key Features:


- Combines 2.4 GHz GFSK RF transceiver with 8-bit data framer function
- Eliminates need for external software or hardware FIFO; offloads MCU for other tasks
- Simple microprocessor interface 4 wires for SPI, plus 3 wires for RST/buffer control
- Each transmit, receive buffer is 64 bytes deep
- Long packets are possible if buffers are read/written before overflow/underflow occurs
- Always 1 Mbps over-the-air symbol rate, regardless of MCU speed or architecture
- Preamble can be 1 to 8 bytes
- Supports 1, 2, 3, or 4 word address (up to 64 bits)
- Various Payload data formats to eliminate DC offset, enhance receive clock recovery and BER
- · Programmable data whitening
- Supports Forward Error Correction (FEC): none, 1/3, or 2/3
- Supports 16-bit CRC
- Power management for minimizing current consumption
- Lead-free 5x5mm QFN package with minimum RF parasitics



Applications:

- Wireless devices that need quick time-to-market
- Battery Powered wireless devices
- Wireless streaming audio
- Home and factory automation
- · Simple and fast wireless data networks
- Cordless headsets and Cellular Phones
- · Wireless voice and VOIP
- · Wireless security and access control

Block Diagram



Ratings

Absolute Maximum Ratings							
Parameter	Symbol		Rating	Unit			
rarameter	Syllibol	MIN	TYP	MAX	Oilit		
Operating Temp.	T _{OP}	-40		+85	°C		
Storage Temp.	T _{STORAGE}	-55		+125	°C		
V _{DD_IO} Supply Volt.	V_{DDIO_MAX}			+3.7	VDC		
V _{DD} Supply Volt.	V_{DD_MAX}			+2.5			
Applied Voltages to Other Pins	V _{OTHER}	-0.3		+3.7	VDC		
Input RF Level	P _{IN}			+10	dBm		
Output Load mismatch (Z_0 =50 Ω)	VSWR _{OUT}			10:1	VSWR		

Notes:

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics section below.
- These devices are electro-static sensitive. Devices should be transported and stored in anti-static containers. Equipment and personnel contacting the devices need to be properly grounded. Cover workbenches with grounded conductive mats.

Electrical Characteristics

The following specifications are guaranteed for T_A = 25 $^{\circ}$ C, V_{DD} = 1.80 \pm 0.18 VDC, unless otherwise noted:

Parameter	Symbol	Spe	pecification		Units	Test Condition and Notes	
Farameter	Syllibol	MIN	TYP	MAX	Units	rest Condition and Notes	
Current Consumption							
Current Consumption - TX	I _{DD_TX}		26		mA	P _{OUT} = nominal output power	
Current Consumption - RX	I _{DD_RX}		25		mA		
Current Consumption – DEEP IDLE	I _{DD_D_IDLE}		1.9		mA	RF Synthesizer and VCO: OFF (see Reg. 21)	
Current Consumption - SLEEP	I _{DD_SLP}		3.5		uA		
Digital Inputs							
Logic input high	V _{IH}	0.8 V _{DD_io}		V_{DD_io}	٧		
Logic input low	V _{IL}	0		0.8	V		
Input Capacitance	C_ _{IN}			10	pF		
Input Leakage Current	I_LEAK_IN			10	uA		
Digital Outputs							
Logic output high	V _{OH}	0.8 V _{DD_io}		V_{DD_io}	V		
Logic output low	V _{OL}			0.4	V		
Output Capacitance	C_ _{OUT}			10	pF		
Output Leakage Current	I_LEAK_OUT			10	uA		
Rise/Fall Time	T_RISE_OUT			5	nS		
Clock Signals							
BRCLK output frequency	F _{BRCLK}		1, 12, or xtal Freq.		MHz	Depends on Register settings. Always either: 1 MHz Tx clock, 12 MHz APLL clock (Tx, Rx, and Idle), or the buffered 12 MHz crystal oscillator frequency.	
SPI_CLK rise, fall time	T _{r_spi}			200	nS	Requirement for error-free register reading, writing.	
SPI_CLK frequency range	F _{SPI}	0	12		MHz		
Overall Transceiver							
Operating Frequency Range	F_OP	2400		2482	MHz		
Antenna port mismatch	VSWR_I		<2:1		VSWR	Receive mode. Meas. using 50 Ohm balun.	
$(Z_0 = 50\Omega)$	VSWR_o		<2:1		VSWR	Transmit mode. Meas. using 50 Ohm balun.	

Parameter		Symbol Specification		Units	Test Condition and Notes			
Palali	ietei	Symbol	MIN	TYP	MAX	Ullits	rest condition and Notes	
Receive Sectio	n						For BER ≤ 0.1%:	
Receiver sensiti	vity			-85	-80	dBm	Meas. at ANT pin.	
Maximum useal	ole signal		-20			dBm		
Input 3rd order i	ntercept point	IIP ₃	-14	-11		dBm		
Data (Symbol) r	ate	Ts		1		us		
Min. Carrier/Inte	rference ratio						For BER ≤ 0.1%	
Co-Channel	Interference	CI_cochannel		9	11	dB	-60 dBm desired signal.	
Adjacent Ch 1MHz offset	. Interference,	CI_1		-1.5	0	dB	-60 dBm desired signal.	
Adjacent Ch 2MHz offset	. Interference,	CI_2		-30		dB	-60 dBm desired signal. Interference at 2 MHz below	desired signal.
Adjacent Ch > 3MHz offse	. Interference, et	CI_3		-40		dB	-67 dBm desired signal.	
Image Frequ Interference	iency	CI_ _{Image}		-23	-9	dB	-60 dBm desired signal. Image freq. is always 2 MHz higher than desired signal.	
Adjacent (1N interference		CI_ _{Image_11}		-34	-20	dB	-67 dBm desired signal. Always 3 MHz higher than desired signal.	
Out-of-Band Blo	ocking	OBB_1	-10			dBm	30 MHz to 2000 MHz Meas. v	
		OBB_2	-27			dBm	2000 MHz to 2400 MHz	ACX BF2520 ceramic filter
			-27			dBm	2500 MHz to 3000 MHz	on ant. pin. Desired
		OBB_4	-10			dBm	3000 MHz to 12.75 GHz sig70 BER ≤ 0	
Transmit Section	on						Reg. 9, bits 15-8 set to 000	00000
RF Output Powe	er	P _{AV}		+2		dBm	Power Level 0. Meas. using ACX BL2012 50 Ohm balun.	
Modulation Cha	racteristics							
Peak FM Deviation	00001111 pattern	∆f1 _{avg}	280	314	350	kHz		
	01010101 pattern	∆f2 _{max}	230			kHz	For at least 99.9% of all Δf2,	_{nax} meas.
ISI, % Eye C)pen	Δ f2 _{avg} / Δ f1 _{avg}	80			%	1010 data sequence referenced to 00001111 data sequence	
Zero Crossir	ng Error	ZCERR	-125		125	ns	+/- 1/8 of Symbol Period	
In-Band Spuriou	is Emission							
(+/- 550kHz)		IBS_1			-20	dBc		
2MHz offset		IBS_2			-40	dBm		
>3MHz offse	t	IBS_3			-60	dBm		
Out-of-Band Spurious		OBS_O_1		< -60	-36	dBm	30 MHz ~ 1 GHz	
Emission, Opera	Emission, Operation			-45	-30	dBm	1 GHz ~ 12.75 GHz, excludes desired signal.	
Ţ		OBS_O_3		< -60	-47	dBm	1.8 GHz ~ 1.9 GHz	
•		OBS_O_4		< -65	-47	dBm	5.15 GHz ~ 5.3 GHz	

SGN6210

Parameter	Symbol	Specification			Units	Test Condition and Notes	
i didilietei	Gymbol	MIN	TYP	MAX	Units	Test Condition and Notes	
RF VCO and PLL Section							
Typical PLL lock range	F _{LOCK}	2340		2560	MHz		
Tx, Rx Frequency Tolerance					ppm	Same as XTAL pins fre	equency tolerance
Channel (Step) Size			1		MHz		
SSB Phase Noise			-95		dBc/Hz	550kHz offset	
			-115		dBc/Hz	2MHz offset	
Crystal oscillator freq. range (Reference Frequency)			12		MHz	Designed for 12 MHz crystal reference freq.	
Crystal oscillator digital trim range, typ.		-12		+12	ppm		
RF PLL Settling Time	T _{HOP}		75	150	uS		
Out-of-Band Spur. Emissions	OBS _{_1}		< -75	-57	dBm	30 MHz ~ 1 GHz	IDLE state,
	OBS_2		-68	-47	dBm	1 GHz ~ 12.75 GHz	Synthesizer and VCO ON.
LDO Voltage Regulator Section							
Dropout Voltage	V_{do}			(tbd)	V	Measured during Receive state	
Quiescent current	Iq			6	uA	No-load current consumed by LDO reg.	

Pin Description

Pin No.	Pin Name	Туре	Description
1, 2	VDD	PWR	Power supply voltage.
3	NC		DO NOT CONNECT. Reserved for factory test.
4	GND	GND	Ground connection.
5	ANT	50Ω RF	RF input/output.
6	VDD	PWR	Power supply voltage.
7, 8	NC		DO NOT CONNECT. Reserved for factory test.
9, 10	VDD	PWR	Power supply voltage.
11, 12, 13	NC		DO NOT CONNECT. Reserved for factory test.
14	BRCLK	0	Outputs 1MHz Tx symbol clock, 12 MHz APLL, or crystal clock.
			See register definitions for details.
15	PKT_FLAG	0	Transmit/Receive packet process flag.
16	RXCLK	0	Receiver symbol timing clock recovery output. Fixed at 1 MHz fundamental rate.
17	FIFO_FLAG	0	FIFO full/empty flag.
18	VDD	PWR	Power supply voltage.
19	GND	GND	Ground connection.
20	SPI_SS	I	Enable line for the SPI bus. Active low.
21	SPI_MOSI	1	Data input for the SPI bus.
22	SPI_CLK	I	Clock line for the SPI bus.
23	RESET_n	I	When RESET_n is low, most of the chip shuts down to conserve power. When raised high, RESET_n is used to turn on the chip, restoring
			all registers to their default value.
24	SPI_MISO	0	Data output for the SPI bus.
25	VDD_IO	PWR	Vdd for the digital i/o pins. Nominally +3.3 VDC.
26	LDO_VDD	PWR	Unregulated input to the on-chip LDO volt. regulator.
27	LDO_VOUT	PWR	+1.8V output of the on-chip LDO voltage regulator.
28	CKPHA	DΙ	SPI Clock phase. When 0, SPI_MOSI data clocked in on rising edge of SPI_CLK. When 1, SPI_MOSI data clocked in on falling edge of SPI_CLK.
29	GND	GND	Ground connection.
30	VDD	PWR	Power supply voltage.
31	XTALO	ΑO	Output of the crystal oscillator gain block.
32	XTALI	ΑI	Input to the crystal oscillator gain block.
Exposed pad	GND	GND	Ground connection.


SPI Command Format 1

CKPHA = 0:

SPI_CLK	
SPI_SS	
SPI_MOSI_ KW (A6 (A5)(A4)(A3)(A2)(A1)(A0)(D15 (014)(013)(012)(011)(010)(D9)(D8)(D7)(D6)(D5)(D4)(D3)(D2)(D1)(D0)(D7)(D6)(D5	\D4\\D3\\D2\\D1\\D0\\
SPI_MISO \(\s7\(\s6\(\s5\(\s4\(\s3\(\s2\(\s1\(\s0\(\D15\(\s14\(\phi13\(\phi12\(\phi11\(\phi11\(\sin\)13\(\phi12\(\phi11\(\phi11\(\phi11\(\phi11\(\phi11\(\phi11\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi111\(\phi	D4\ D3\ D2\ D1\ D0\

SPI Command Format 2


CKPHA = 1:




Register Information

For the latest register value recommendations, please contact your Signia technical representative.

State Diagram



Typical Application



Simple, low-power (0 dBm) 2.4 GHz RF Transceiver with Framing and data buffers

Frequency table

Frequency	Unit	Channel	Frequency	Unit	Channel
2405	MHz	3	2441	MHz	39
2406	MHz	4	2442	MHz	40
2407	MHz	5	2443	MHz	41
2408	MHz	6	2444	MHz	42
2409	MHz	7	2445	MHz	43
2410	MHz	8	2446	MHz	44
2411	MHz	9	2447	MHz	45
2412	MHz	10	2448	MHz	46
2413	MHz	11	2449	MHz	47
2414	MHz	12	2450	MHz	48
2415	MHz	13	2451	MHz	49
2416	MHz	14	2452	MHz	50
2417	MHz	15	2453	MHz	51
2418	MHz	16	2454	MHz	52
2419	MHz	17	2455	MHz	53
2420	MHz	18	2456	MHz	54
2421	MHz	19	2457	MHz	55
2422	MHz	20	2458	MHz	56
2423	MHz	21	2459	MHz	57
2424	MHz	22	2460	MHz	58
2425	MHz	23	2461	MHz	59
2426	MHz	24	2462	MHz	60
2427	MHz	25	2463	MHz	61
2428	MHz	26	2464	MHz	62
2429	MHz	27	2465	MHz	63
2430	MHz	28	2466	MHz	64
2431	MHz	29	2467	MHz	65
2432	MHz	30	2468	MHz	66
2433	MHz	31	2469	MHz	67
2434	MHz	32	2470	MHz	68
2435	MHz	33	2471	MHz	69
2436	MHz	34	2472	MHz	70
2437	MHz	35	2473	MHz	71
2438	MHz	36	2474	MHz	72
2439	MHz	37	2475	MHz	73
2440	MHz	38			