TO: Digital Cube, Inc.

APPROVAL SPECIFICATIONS OF Wireless LAN Module


P/N: MBH7WLZ16-8890 D/N: FMD/03158


The above products are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use. But are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). You shall not use the above products for the above-mentioned uses. If your equipment is likely to be used for the above-mentioned uses, please consult with our sales representative before use. Fujitsu shall not be liable against you and/or any third party for any claims or damages arising in connection with the above-mentioned uses of the above products.


Mr. Hononce

Masayoshi Hanano Deputy General Manager Wireless Module Division Shin-Yokohama Square Bldg. 12F, 2-3-12, Shin-Yokohama, Kohoku-ku, Yokohama Kanagawa 222-0033, Japan TEL:+81-45-476-4273


FUJITSU MEDIA DEVICES LIMITED







	1			2			3			
	5. Pin Descript	ion and Pow	ver							
	5-1. Pin Descript									
Α	Name SPI_SDI/	No. 18	I/O	C CDI mode	C CDI Doto I		ription			4
A SPI_SDI/ 18 I/O G-SPI mode: G-SPI Data Input SD_CMD SDIO 4-bit mode: Command/Response SDIO 1-bit mode: Command Line SDIO SPI mode: Data Input										
	SPI_CLK/ SD_CLK	19	I/O	G-SPI mode: SDIO 4-bit m SDIO 1-bit m	G-SPI Clock ode: Clock Inp ode: Clock Inp ode: Clock Inp	Input out out				
	SPI_SCSn/ SD_DAT0	17	I/O	G-SPI mode: SDIO 4-bit m SDIO 1-bit m	G-SPI Chip S ode: Data Lind ode: Data Lind ode: Data Outp	elect Input (a e Bit [0] e	ctive low)			
	SPI_SDO/ SD_DAT1	16	I/O	G-SPI mode: SDIO 4-bit m SDIO 1-bit m	G-SPI Data Code: Data Line ode: Interrupt ode: Reserved	Output e Bit [1]				=
В	SPI_SINTn/ SD_DAT2	15	I/O	G-SPI mode: SDIO 4-bit m SDIO 1-bit m	G-SPI Interru ode: Data Lind ode: Read Wa ode: Reserved	pt Output (act e Bit [2] or Re ait (optional)		nal)		
	SD_DAT3	14	I/O	SDIO 4-bit m SDIO 1-bit m	ode: Reserved ode: Data Lind ode: Reserved ode: Card Sele	e Bit [3]				
	GPIO[0]/	11	I/O	General Purp	ose Input/Out	put (Internal p	oull-up)	word of these	nino os:- !	1
	SLEEPn GPIO[1]/	21	I/O	selected to p	erform alterna	te functions s	uch as an LEI	everal of these of controller.	huis cau be	7
	LED GPIO[2]	39	I/O	Notes:	ed, these pins					
С	GPIO[4]/ Module_wake_up	20	I/O	• GPIO[1]: LI		ap pin). Trans	mit power or r	down sleep mod eceive ready LE		
	WL_ACTIVE	40	0	3-Wire BCA I 0 = Bluetooth 1 = Bluetooth This pin drive In WLAN Sle	Mode: VLAN is transi	ed to transmit lowed to trans OWER_DOW O PADs are p	smit Nn is asserte	d.		
	BT_PRIORITY	42	W.	Bluetooth Pri 2-Wire BCA I When high, E 3-Wire BCA I When high, E	ority Mode: Bluetooth is tra Mode: Bluetooth is red	nsmitting or r	eceiving high	priority packets.		
D	BT_STATE	41	SKI		riority, Rx rity, Tx			I direction of tra	ffic following	3
	BT_FREQ ANT_SEL_P	37	0	4-Wire BCA I Bluetooth Fre Asserted (lo channels def 2-Wire, 3-Wi Tied to grour Differential A	Mode: equency gic high) whe ined by the co re BCA Mode:	en the Blueto existence me Positive Outp	ooth transceiv chanism. out	er hops into the	ne restricted	k k
^				Default value Also used as	is 1. RF switch co	ntrol for single	Bluetooth/WI	LAN antenna co	nfigurations	
				ANT_SEL_	0	divers	•	For single BT/WLAN ant	enna	
				1	0 1	Anten Anten		Bluetooth WLAN		
										_
						TITLE	MBH7WLZ	16-8890 Spec	ification	
						DRAW NO.	Tech Bes No	o. FMD/03158		
	EDIT DATE DESIG.	CHECK		DESCRIP	TION	EILUTE	II MEDIA DEV	ICES LIMITED F	AGE 4 /	
	DESIO:	CHECK			APPR.	L03119	O MIEDIA DEV	IOLO LIMITI ED	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	



5-2. Power MBH7WLZ16-8890 requires the following supply voltages: 1.2V_EXT — 1.2V Digital Core Power Supply (1.2V Supply can be derived from the Internal Voltage Α Regulator.) VDD_1.8VA_1, VDD_1.8VA_2 — 1.8V Analog Power Supply VIO1.8_LDO — 1.8V Digital I/O and Internal Voltage Regulator Power Supply VIO_X1 — 1.8V/3.3V Host Power Supply VIO_X2 — 1.8V/3.3V Digital Power Supply VDD_3VIO — 3.0V Digital I/O Power Supply VDD_3VPA_1, VDD_3VPA_2 — 3.0V PA Power Supply The following table lists the pins operating from each voltage supply. Name Name No. Name No. No. Name No. VIO_X1 VIO_X2 VDD_3VIO VIO1.8_LDO 7 POWER_DOWNn WL_ACTIVE 24 SCLK ANT_SEL_N 36 40 В 8 RESETn ANT_SEL_P 41 BT_STATE 42 BT_PRIORITY 9 SLEEP_CLK 11 GPIO[0]/SLEEPn BT_FREQ 14 SD_DAT3 15 SPI_SINTn/SD_DAT2 SPI_SDO/SD_DAT1 SPI_SCSn/SD_DAT0 18 SPI_SDI/SD_CMD 19 SPI_CLK/SD_CLK 20 GPIO[4]/Module_wake_up 21 GPIO[1]/LED 39 | GPIO[2] С D \uparrow TITLE | MBH7WLZ16-8890 Specification **DRAW** Tech Bes No. FMD/03158 EDIT DATE DESIG. CHECK DESCRIPTION FUJITSU MEDIA DEVICES LIMITED PAGE 6 / 25 APPR. DESIG. CHECK

6. Electrical Characteristics 6-1. General Specification Α Network Standard IEEE standard 802.11/802.11b/802.11g Compliant Interface Secure Digital Input/Output (SDIO) Generic SPI (G-SPI) Frequency Band 2400 ~ 2492 MHz (ISM band) (IEEE802.11b: Channel 1 ~ 13, IEEE802.11g: Channel 1 ~ 13) **Data Transfer Mode** Direct Sequence Spread Spectrum (DSSS) Orthogonal Frequency Division Multiplexing (OFDM) В Modulation Techniques CCK (11 Mbps, 5.5 Mbps), DQPSK (2 Mbps), DBPSK (1 Mbps) OFDM-64QAM (54 Mbps, 48 Mbps), OFDM-16QAM (36 Mbps, 24 Mbps) OFDM-DQPSK (18 Mbps, 12 Mbps), OFDM-DBPSK (9 Mbps, 6 Mbps) Media Access Protocol CSMA/CA (Carrier Sense Multiple Access with Collision Avoidance) Access Method Ad-Hoc mode, Infrastructure mode 6-2. Absolute Maximum Rating C **Symbol Parameter** Min Max Unit Тур 1.2V_EXT Power Supply Voltage with respect to GND 1.2 1.35 VDD_1.8VA_1, Power Supply Voltage with respect to GND ---1.8 2.3 V VDD_1.8VA_2 Power Supply Voltage with respect to GND 1.8 2.3 ٧ VIO1.8_LDO ---VDD_3VIO Power Supply Voltage with respect to GND 3.0 ٧ 3.5 ٧ 2.3 1.8 VIO_X1 Power Supply Voltage with respect to GND 3.3 4.2 ٧ 2.3 1.8 ٧ VIO_X2 Power Supply Voltage with respect to GND 3.3 4.2 ٧ VDD_3VPA_1, Power Supply Voltage with respect to GND 3.3 V ---5.0 VDD_3VPA_2 -40 +25 +105 \mathcal{C} Storage Temperature T_{STORAGE} D D 6-3. Recommendable Operating Condition **Symbol Parameter** Min Тур Max Unit 1.2V_EXT 1.2V digital power supply 1.08 1.32 1.2 VDD_1.8VA_1, 1.8V analog I/O power supply 1.7 1.8 1.9 V VDD_1.8VA_2 VIO1.8_LDO V 1.8V internal voltage regulator power supply 1.62 1.8 1.98 V VDD_3VIO 3.0V digital I/O power supply 2.95 3.0 3.4 1.62 1.8 1.98 ٧ VIO_X1 Host interface digital I/O power supply \uparrow 2.97 3.3 ٧ 3.63 1.8 1.98 ٧ 1.62 VIO_X2 1.8V digital I/O power supply 2.97 3.3 3.63 ٧ VDD_3VPA_1, 3.0V PA power supply 2.95 3.0 3.6 V VDD_3VPA_2 $T_{\underline{A}}$ Ambient operating temperature +25 +70 \mathcal{C} -20 DATE TITLE | MBH7WLZ16-8890 Specification DRAW Tech Bes No. FMD/03158 DATE CHECK DESCRIPTION EDIT DESIG. FUJITSU MEDIA DEVICES LIMITED PAGE 7 / 25 APPR. DESIG. CHECK

6-4. DC Electricals - Digital 3V Pads (VDD_3VIO)

Symbol	Parameter	Min	Тур	Max	Unit
V ₃₀	Power supply voltage (VDD_3VIO)	2.95	3.0	3.4	V
V_{IH}	Input high voltage	2.0		V ₃₀ +0.3	V
V_{IL}	Input low voltage	-0.3	-	0.6	V
V_{HYS}	Input hysteresis	250			mV
V _{OH}	Output high voltage	2.3			V
V_{OL}	Output low voltage			0.4	V

6-5. DC Electricals – Digital 1.8V/3V Pads (VIO_X1, VIO_X2)

В

С


D

 \uparrow

Symbol	Parameter	Mode	Condition	Min	Тур	Max	Unit
V ₁₈	Power supply voltage (VIO_X1, VIO_X2)	1.8V		1.62	1.8	1.98	V
V ₃₃	Power supply voltage (VIO_X1, VIO_X2)	3.3V		2.97	3.3	3.63	V
V _{IH}	Input high voltage	1.8V		1.2		V ₁₈ +0.3	V
		3.3V		2.0		V ₃₃ +0.3	V
V _{IL}	Input low voltage	1.8V		-0.3		0.6	V
		3.3V		-0.3		1	
V _{HYS}	Input hysteresis	1.8V		250			mV
		3.3V		300			mV
Vон	Output high voltage	1.8V	SR ¹ = Slew Rate ² SR l _{OH} (max) 3 16 mA 2 16 mA 1 5 mA 0 5 mA	1.22			V
		3.3V	SR = Slew Rate SR	2.57			V
V _{OL}	Output low voltage	1.8V	SR = Slew Rate ³ SR lo _L (max) 3 23 mA 2 15.5 mA 1 7.5 mA 0 7.5 mA			0.4	V
	JISO PRIE	3.3V	SR = Slew Rate SR			0.4	V
I_pullup⁴				16	22	29	μA
I_pulldown	-			12	23	33	μA
 I_pullup_weak						10	μA
I_pulldown_weak						10	μA

- 1. Slew rate that controls the output drive strength and rise/fall time of the pad.
- 2. I_{OH} is the maximum current draw to maintain a minimum V_{OH} level.
- 3. I_{OL} is the maximum sink current to maintain a maximum V_{OL} level.
- 4. There are two types of pull-up/pull-down pads—regular and weak. Each pad type (regular and weak) has different internal resistor values.

																1
l .																
								 TIT	rle M	BH7WL	_Z16-8890 Spe	ecificat	ion			
								DR N	AW O.	ech Bes	No. FMD/03158					
EDIT	DATE	DESIG.	CH	IECK		ESCRIP	TION		UTCLLN		VICEC LIMITED	DACE		,	25	F
DES	G.			CHECK			APPR.	FU) OC	IEDIA DE	VICES LIMITED	PAGE		′	25	
		1														



6-8. Power Management The following table lists the state of the functional pins when in power down mode. Tri-State (Floating) **Output High** No. No. **Output Low** No. SLEEP_CLK 11 GPIO[0]/SLEEPn 37 ANT_SEL_P 9 14 SD_DAT3 24 SCLK 15 SPI_SINTn/SD_DAT2 36 ANT_SEL_N GPIO[2] 16 SPI_SDO/SD_DAT1 39 WL_ACTIVE 17 SPI_SCSn/SD_DAT0 SPI_SDI/SD_CMD 18 SPI_CLK/SD_CLK 19 20 GPIO[4]/Module_wake_up 21 GPIO[1]/LED STATE 41 BT 42 BT_PRIORITY 43 BT FREQ В 6-9. Reset Configuration MBH7WLZ16-8890 is reset to its default operating state under the following conditions: · Power on Reset • Software/Firmware reset 6-9-1. Internal Reset С MBH7WLZ16-8890 is reset and the internal CPU begins the boot sequence when any of the following internal reset events occurs: Internal CPU issues a software reset · Host driver issues a soft reset Watchdog timer expires (used for debug purpose only) 6-9-2. External Reset MBH7WLZ16-8890 is reset and the internal CPU begins the boot sequence when the RESETn input pin transitions from low to high. D 6-9-3. Calibration MBH7WLZ16-8890 performs calibration when the device is powered up. In addition, calibration is also performed under the following operating conditions: Exiting receive mode Exiting transmit mode Change of channel frequency \uparrow TITLE | MBH7WLZ16-8890 Specification DRAW Tech Bes No. FMD/03158 DATE CHECK DESCRIPTION EDIT DESIG. FUJITSU MEDIA DEVICES LIMITED PAGE 10 / 25 CHECK APPR.

	1	l		2		3			
	6-10. RF S _l	pecification* ¹							
		Items		Condition	Min	Тур	Max	Unit	
				54 Mbps (64QAM)	_	12.0	_	dBm	
Α			Channel 1-13	48 Mbps (64QAM) 36 Mbps (16QAM) 24 Mbps (16QAM) 18 Mbps (DQPSK) 12 Mbps (DQPSK) 9 Mbps (DBPSK) 6 Mbps (DBPSK)	-	15.0	-	dBm	
	Transmit	power levels		11 Mbps (CCK) 5.5Mbps (CCK) 2 Mbps (DQPSK) 1 Mbps (DBPSK)	-	16.0	-	dBm	
В			Channel 14	11 Mbps (CCK) 5.5Mbps (CCK) 2 Mbps (DQPSK) 1 Mbps (DBPSK)	-	8.0	-	dBm	
	802.11b		1st Side Lobe	1 Mbps (DBPSK)	-	-	-30	dBr	
		spectrum mask	2nd Side Lobe 11 MHz offset	1 - (-	-	-50 -20	dBr dBr	
	802.11g		20 MHz offset	6 Mbps (DBPSK)	-/-	-	-20 -28	dBr	
	Transmit	spectrum mask	30 MHz offset	355 (55, 51)		-	-40	dBr	
		center frequency	tolerance	54 Mbps (64QAM)	-25	-	25	ppm	
	Symbol c	lock frequency to		54 Mbps (64QAM)	-25	-	25	ppm	
		Transmit power-on ramp Transmit power-down ramp		11 Mbps (CCK)	-	-	2	μs	
				11 Mbps (CCK)	- 45		2	μs	
	EVM (Pe	r suppression		2 Mbps (DQPSK) 11 Mbps (CCK)	15	10	35	dB %	
	L VIVI (FE	an)		1 Mbps (DBPSK)		8	35	%	
С	EVM (RM	1S)		54 Mbps (64QAM)		-31	-25	dB	
		,		6 Mbps (DBPSK)) - /	-28	-5	dB	
				54 Mbps (64QAM)	_	-74	-65	dBm	
	Receiver	minimum input le	evel sensitivity	6 Mbps (DBPSK)	-	-90	-82	dBm	
	l l'accoursi	minimum input i	over demonstry	11 Mbps (CCK)	-	-89	-76	dBm	
				1 Mbps (DBPSK)	-	-92	-85	dBm dBm	
	Receiver	maximum input	evel	54 Mbps (64QAM) 11 Mbps (CCK)	-20 -10	-	-	dBm	
				54 Mbps (64QAM)	-1	-	-	dB	
	Receiver	adjacent channe	I rejection	11 Mbps (CCK)	35	-	-	dB	
		ıll range of volus	e engoified in the F		na Conditio	ne unloco cti	nerwice co	acified	
^		ull range of value	s specified in the F	Recommended Operation	ng Conditio	ons unless ot	nerwise sp	ecified.	
	*1) Over fu	FUJIII PR	3PRILL.	Recommended Operation	TITLE	MBH7WLZ16	-8890 Spec		
	*1) Over fu	DESIG. CHECK	3PRILL.		TITLE MORAW TOOL TO THE TOTAL THE TOTAL TO T	ИВН7WLZ16	-8890 Spec	cification	

7. Host Interface

Α

В

С

MBH7WLZ16-8890 connects several host interface bus units to the internal bus of the device. The connection of each host interface bus unit to the internal bus is multiplexed with the other host interface bus units. MBH7WLZ16-8890 allows only one host interface unit to be active at a time.

MBH7WLZ16-8890 supports the following host interfaces:

- · SDIO interface
- · G-SPI interface

7-1. SDIO Interface

MBH7WLZ16-8890 supports a SDIO device interface that conforms to the industry standard SDIO Full-Speed card specification and allows a host controller using the SDIO bus protocol to access the WLAN device. The SDIO interface contains interface circuitry between an external SDIO bus and the internal shared bus.

MBH7WLZ16-8890 acts as the device on the SDIO bus. The host unit can access registers of the SDIO interface directly and can access shared memory in MBH7WLZ16-8890 through the use of BARs and a DMA engine.

The SDIO device interface main features include:

- Internal memory used for CIS
- Supports SPI, 1-bit SDIO, and 4-bit SDIO transfer modes at the full clock range of 0 to 50 MHz
- Special Interrupt register for information exchange
- Allows module to interrupt host

The SDIO interface pins are powered from the VIO_X1 voltage supply.

7-1-1. SDIO Command List

All mandatory SDIO commands are supported for both SDIO and SPI modes. SDIO mode commands are shown in Table 7-1. SPI mode commands are shown in Table 7-2.

Table 7-1 SDIO Mode, SDIO Commands

Command	Command Name	Description
CMD0	GO_IDLE_STATE	Used to change from SDIO to SPI mode
CMD3	SEND_RELATIVE_ADDR	SDIO Host asks for RCA
CMD5	IO_SEND_OP_COND	SDIO Host asks for and sets operation voltage
CMD7	SELECT/DESELECT_CARD	Sets SDIO target device to command state or back to standby
CMD15	GO_INACTIVE_STATE	Sets SDIO target device to inactive state
CMD52	IO_RW_DIRECT	Used to read/write host register and CIS table
CMD53	IO_RW_EXTENDED	Used to read/write data from/to SQU memory

Table 7-2 SPI Mode, SDIO Commands

Command	Command Name	Description
CMD0	GO_IDLE_STATE	Used to change from SDIO to SPI mode
CMD5	IO_SEND_OP_COND	Used in initialization state
CMD52	IO_RW_DIRECT	Used to read/write host register and CIS table
CMD53	IO_RW_EXTENDED	Used to read/write data from/to SQU memory
CMD58	CRC_ON_OFF	SPI only. Enable/disable CRC

TITLE MBH7WLZ16-8890 Specification

DRAW NO. Tech Bes No. FMD/03158

EDIT DATE DESIG. CHECK DESCRIPTION
DESIG. CHECK APPR. FUJITSU MEDIA DEVICES LIMITED PAGE 12 / 25

D

1

AIE

7-1-2. Power-Up Initialization The power-up transaction sequences for SDIO and SPI modes are as follows: 7-1-2-1. SDIO Mode Power-Up Transaction Sequence (1) CMD5 (arg = 0) (2) SDIO Card response with OCR (3) CMD5 from host to set operation voltage using OCR (4) SDIO Card response with IORDY = 1 and MP = 0 (not SD memory, not combo card) (5) CMD3 and CMD7 to set in one active mode (6) CMD15 to put the card inactive 7-1-2-2. SPI Mode Power-Up Transaction Sequence В (1) CMD0 + CS = LOW(2) CMD5 (arg = 0) (3) SDIO Card response with OCR (4) CMD5 from host to set operation voltage using OCR (5) CMD15 to put the card inactive 7-1-3. Operation Sequence Table 7-3 lists the registers used to program the operation sequence. See the SDIO Registers section of the С separate Host Interface Registers document for register programming information. Table 7-3 SDIO Registers Register Offset Host Interrupt 0x107 Card Status 0x120 Operation transaction sequences are as follows: 7-1-3-1. SDIO Host Reads CIS Table Sequence D (1) Check Card Status, Offset 0x120[2]. It is set by Card after CIS table is initialized. (2) HOST reads CIS Table using Function 0 address 8030_807F and function 1 address 8080_80FF. 7-1-3-2. SDIO Host Downloads Packet (1) Card sets Card Status, Offset 0x120[0]. Host Polls Dnld_Card_Rdy and IO_Ready. (3) Host starts CMD53 block mode using function 1 with IO port address. CMD53 write clears Dnld_Card_Rdy. Host sends the data in terms of predefined blocks. If BUSY, host delays the next block. (5) After CMD53 write completes, an interrupt CardInt is sent to firmware. Firmware checks Host Interrupt Status, Offset 0x107[2] and Host Interrupt Status, Offset 0x107[0] registers. \uparrow If Dnld_CRC_Err = 1, this packet has CRC error. If Dnld_Restart = 1, firmware ignores this packet. Back to the first step. TITLE | MBH7WLZ16-8890 Specification DRAW Tech Bes No. FMD/03158 DATE CHECK DESCRIPTION DESIG. FUJITSU MEDIA DEVICES LIMITED PAGE 13 / 25 APPR. CHECK

DATE

EDIT

DESIG.

DATE

DESIG.

CHECK


CHECK


DESCRIPTION

APPR.

FUJITSU MEDIA DEVICES LIMITED PAGE

14 / 25





7-2-1-2. Data Transfer The host always accesses configuration registers in the G-SPI unit. To access internal memory space, some registers are defined as Port registers. When Port registers are accessed, the device reads or writes from Α internal memory space using the corresponding Base Address Register (BAR) and DMA engine. Every transfer between host and device is a burst transfer (single address followed by multiple data). A transfer is terminated by the host after reading or writing the desired amount of data by de-asserting the SCSn input. 7-2-1-2-1. Port Register Access When the host system reads Port Registers, there is no limit to the burst length (other than the limit imposed by the valid address range of the internal bus). When the host system writes to Port Registers, the only condition on burst length is that the length be a multiple number of DWORDS. Port Registers (I/O Port, Command Port, Data Port) are used to access internal 32-bit memory space and are always accessed on 32-bit boundaries. Each of these port registers has a corresponding BAR for reads and В writes (acting as a pointer to the starting physical address location). Internal memory is also accessed only on 32-bit boundaries. This is accomplished by programming the corresponding BAR with 32-bit aligned values. During these accesses, the lower 16 bits are always presented on the bus first. 7-2-1-2-1. Port Register Write Data Write data to a Port Register is packed into sequential 32-bit memory locations starting at the location of the corresponding BAR. When reading from the Data and Command Ports of the device, the DMA engine continues to fill the FIFO whenever there is room for eight DWORDs (32-bits) of data. When writing data to the device, the de-assertion of SCSn input causes a flush to the write FIFO. С 7-2-1-2. Port Register Read Data When reading data from the I/O Port of the device, it is selectable whether the DMA engine performs a single read or burst reads. Burst reads are treated like Data and Command Port reads. Single reads cause the DMA engine to perform a single DWORD access on the internal bus. A single read transaction must be terminated following the first or second 16-bit block of returned data. 7-2-1-2-2. Configuration Register Access D D When the host system accesses registers other than the Port Registers, the burst length must be limited to one 16-bit data transfer, or two 16-bit data transfers if the address is on a DWORD boundary. When a unit on the internal bus accesses G-SPI interface registers, the access must be a single DWORD access or smaller. G-SPI interface registers, with the exception of Port Registers, can be read from or written to on 16-bit boundaries. Transactions can be terminated after a single 16-bit word is read or written. 7-2-1-3. G-SPI Clock Frequency The G-SPI clock frequency must not be greater than 2.5 times the internal bus clock frequency. Λ TITLE | MBH7WLZ16-8890 Specification DRAW Tech Bes No. FMD/03158 CHECK DESCRIPTION EDIT DATE DESIG. FUJITSU MEDIA DEVICES LIMITED PAGE 17 / 25 APPR. CHECK DESIG:

