



need to take Big board holes position




POWER SUPPLY AND INTERFACE

Title	SCHEM, FIJI 1 BS 3.3-3.8GHz XCVR	
Size	Document Number	Rev
A3	SCH-00461-380	B
Date:	Wednesday, August 05, 2009	Sheet 3 of 3


Ext. Power IN




STATUS



MONITORING




REDUNDANT PS





DDR 1.8 @ 4A


RESET







5V USB










Title		
PMACNP - POWER		
Size B	Document Number	Rev B
	SCH-00346-001	
Date:	Friday, June 05, 2009	Sheet 1 of 13









```
U30B
MPC8360
1006699

UPC1_TXSOC/CE_PB14/GPIO44/Enet4_TXD[0]
UPC1_TXEN0/CE_PB15/GPIO43/Enet4_TXD[1]
UPC1_TXCLA0/CE_PB16/GPIO44/Enet4_TXD[2]
UPC1_TXD15/CE_PB17/GPIO45/Enet4_TXD[3]
UPC1_TXD14/CE_PB18/GPIO46/Enet4_TX_EN
UPC1_TXD13/CE_PB19/GPIO47/Enet4_TX_ER
UPC1_TXD12/CE_PB20/GPIO48/Enet4_RXD[0]
UPC1_TXD11/CE_PB21/GPIO49/Enet4_RXD[1]
UPC1_TXD10/CE_PB22/GPIO50/Enet4_RXD[2]
UPC1_TXD9/CE_PB23/GPIO51/Enet4_RXD[3]
UPC1_TXD8/CE_PB24/GPIO52/Enet4_COL
UPC1_TXD7/CE_PB25/GPIO53/Enet4_GRS
UPC1_TXD6/CE_PB26/GPIO54/Enet4_RX_DV
```

```

UPC1_TXD5/CE_P227/GPIO33/Enet4_RX_ER
UPC1_TXD4/CE_P201/GPIO82/Enet5_TXD[0]
UPC1_TXD3/CE_P201/GPIO83/Enet5_TXD[1]
UPC1_TXD2/CE_P201/GPIO84/Enet5_TXD[2]
UPC1_TXD1/CE_P203/GPIO85/Enet5_TXD[3]
UPC1_TXD0/CE_P204/GPIO86/Enet5_TXD[4]
UPC1_RXSQC/CE_PD5/GPIO87/Enet5_TX_ER
UPC1_RXEN0/CE_PD6/GPIO88/Enet5_RXD[0]
UPC1_RXCLAV0/CE_PD7/GPIO89/Enet5_RXD[1]
UPC1_RXD15/CE_PD8/GPIO90/Enet5_RXD[2]
UPC1_RXD14/CE_PD8/GPIO91/Enet5_RXD[3]
UPC1_RXD13/CE_PD10/GPIO92/Enet5_COL
UPC1_RXD12/CE_PD11/GPIO93/Enet5_CRS
UPC1_RXD11/CE_PD12/GPIO94/Enet5_RX_DV
UPC1_RXD10/CE_PD13/GPIO95/Enet5_RX_ER
UPC1_RXD9/CE_PD14/GPIO96/Enet5_TXD[0]
UPC1_RXD8/CE_PD15/GPIO97/Enet5_TXD[1]
UPC1_TXERR/CE_PD16/GPIO98/Enet5_TXD[2]
UPC1_RXERR/CE_PD17/GPIO99/Enet5_TXD[3]
UPC1_RXD7/CE_PD18/GPIO100/Enet5_TX_ER
UPC1_RXPTTY/CE_PD19/GPIO101/Enet5_TX_ER
UPC1_RXD6/CE_PD20/GPIO102/Enet5_RXD[0]
UPC1_RXD5/CE_PD21/GPIO103/Enet5_RXD[1]
UPC1_TXPRTTY/CE_PD22/GPIO104/Enet5_RXD[2]
UPC1_RXD4/CE_PD23/GPIO105/Enet5_RXD[3]
UPC1_RXD3/CE_PD24/GPIO106/Enet5_COL
UPC1_RXD2/CE_PD25/GPIO107/Enet5_CRS
UPC1_RXD1/CE_PD26/GPIO108/Enet5_RX_DV
UPC1_RXD0/CE_PD27/GPIO109/Enet5_RX_ER

```

```

CE P60/GPIO10/Enet7_TXD0[0]/TDMH_TXD0/UPC1_RXADDR5
CE P61/GPIO11/Enet7_TXD0[1]/TDMC_RSYNC/UPC1_TXADDR3
CE P62/GPIO112/Enet7_TXD0[2]/TDMG_RSYNC/UPC1_RXADDR0
CE P63/GPIO113/Enet7_TXD0[3]/TDMG_RSYNC/UPC1_RXADDR2
CE P64/GPIO114/Enet7_TXD0[4]/TDMH_RSYNC/UPC1_TXADDR0
CE P65/GPIO115/Enet7_TXD0[5]/TDMH_RSYNC/UPC1_RXADDR1
CE P66/GPIO116/Enet7_RXD0[0]/UPC1_TXADDR5/TDMH_RSYNC
CE P67/GPIO117/Enet7_RXD0[1]/TDMC_TXD0/UPC1_RXADDR4
CE P68/GPIO118/Enet7_RXD0[2]/TDMG_RXD0/UPC1_TXADDR1
CE P69/GPIO119/Enet7_RXD0[3]/UPC1_POSTSTA/TDMF_RXD0
CE P70/GPIO120/Enet7_RXD0[4]/UPC1_POSTSTA/TDMF_RXD0
CE P71/GPIO121/Enet7_CRS/TDMC_RXD0/UPC1_RXADDR3
CE P72/GPIO122/Enet7_RXD0[5]/TDMH_RXD0/UPC1_TXADDR2
CE P73/GPIO123/Enet7_RXD0[6]/TDMC_RSYNC/UPC1_TXADDR4
CE P74/GPIO124/Enet7_TXD0[0]
CE P75/GPIO125/Enet7_TXD0[1]
CE P76/GPIO126/Enet7_TXD0[2]/Enet5_TXD0
CE P77/GPIO127/Enet7_TXD0[3]/Enet5_TXD1
CE P78/GPIO128/Enet7_TXD0[4]
CE P79/GPIO129/Enet7_TXD0[5]/Enet5_RXD1
CE P80/GPIO130/Enet7_TXD0[6]
CE P81/GPIO131/Enet7_RXD0[1]
CE P82/GPIO132/Enet7_RXD0[2]/Enet5_RXD0
CE P83/GPIO133/Enet7_RXD0[3]/Enet5_TXEN
CE P84/GPIO134/Enet7_COL/Enet5_RXDCVRS
CE P85/GPIO135/Enet7_RXD0[4]/Enet5_RXER
CE P86/GPIO136/Enet7_RXDCVRS
CE P87/GPIO137/Enet7_RXD0[5]


```


```



CE P00/GPIO56/CLK1/TDMC_TXCLK
CE P01/GPIO57/CLK2/TDMC_TXCLK
CE PC7/GPIO63/CLK8/TDMA_RXCLK

CE PC4/GPIO60/CLK5/TDMB_RXCLK
CE P05/GPIO61/CLK6/UPC2_RXCLKIN
CE PC8/GPIO62/CLK7/RMII_RXCLK_EVEN
CE PC10/GPIO68/CLK11/TDMB_TXCLK
CE P11/GPIO67/CLK12/TDMC_RXCLK
CE PC12/GPIO68/CLK13/UPC1_RXCLK0
CE PC13/GPIO68/CLK14/TDMC_RXCLKUPC1_TXEN3
CE PC14/GPIO68/CLK15/UPC1_RXCLKIN
CE PC15/GPIO71/CLK16/TDMC_RXCLK_ODD
CE PC16/GPIO72/CLK17/TDMC_TXCLKUPC1_TXCLAV3
CE PC17/GPIO73/CLK18/TDMF_RXCLKUPC1_RXCLAV3
CE PC18/GPIO74/CLK19/TDMF_TXCLK
CE PC19/GPIO75/CLK20/TDMC_RXCLK_XUPC1_RXEN3
CE PC20/GPIO76/CLK21/TDMC_RXCLK_XUPC1_TXEN3
CE PC21/GPIO77/CLK22/TDMC_RXCLK_XUPC1_RXEN2
CE PC22/GPIO78/CLK23/UPC1_POSTMOD/XTDMH_TXCLK
CE PC23/GPIO79/CLK24/UPC1_POSTMOD/XTDME_RXCLK
CE PC24/GPIO80/UPC1_REOP
CE PC25/GPIO81/UPC1_TEO
CE PC27


```










SoC CLI to MPC8360




SPARE RS-232



SoC CLI to Debug Port



RS-232 EIA/TIA-561 RJ45 Pinout







Combined CLI Debug Port









Title		
PMACNP - GPS/RS-232		
Size B	Document Number	Rev B
	SCH-00346-001	
Date:	Friday, June 05, 2009	Sheet 11 of 13

GIGABIT
ETHERNET

LAYOUT NOTE: ENETnTx+/- ARE DIFFERENTIAL PAIRS THAT SHOULD BE ROUTED WITH 100 OHMS DIFFERENTIAL IMPEDENCE




10/100
ETHERNET




Title		
PMACNP - ETHERNET CONNECTORS		
Size B	Document Number	Rev B
	SCH-00346-001	
Date:	Friday, June 05, 2009	Sheet 12 of 13


DAN <-> MPC




GPIO




SPI






IEEE1588






GND



Title		
PMACNP - MISC CONNECTORS		
Size A	Document Number SCH-00346-001	Rev B
Date:	Friday, June 05, 2009	Sheet 13 of 13



Pins 12 & 18 are non standard 12V, connect to Intermediate connector pins 3 and 4 on target DSP board



Title		
DC Power Supply		
Size B	Document Number <Doc>	Rev 0
Date:	Friday, October 17, 2008	Sheet 1 of 1